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Variation and variability have become the main concerns for reliable design
methodology in CMOS sensing networks. On one hand, the variation can orig-
inate from the sensor tag itself, where the performance can be compromised
by the uncontrollable variations. Process variation is an unavoidable conse-
quence from the continuous scaling of modern CMOS technologies, which has
increased the transistor count from thousands to billions and improved the mi-
croprocessor operating frequency from MHz to GHz. Process variation will re-
duce the sensor tag sensitivity and distort the transduction accuracy. In this
dissertation, we will use the process variation effects on the RF-to-DC rectifiers
with process variation as an illustration, as many passive sensors need such
units to scavenge the ambient energy to accomplish the sensing functions. To
counter such process variation, in this dissertation, a novel tunable-Vth recti-
fier based on floating-gate MOS diodes is proposed and implemented in logic
CMOS foundry technology. The proposed tunable-Vth rectifier can have each
constituent diode tuned to its optimal threshold at the wafer testing stage to
maximize the operational output voltage at various loads and to compensate
device-level variations. An optimization algorithm was implemented to auto-
matically take the output voltage as feedback for system calibration in a short
duration. The measurements of the tunable-threshold rectifier show > 4dB
improvement in input sensitivity compared to the rectifier built by foundry-
provided zero-threshold transistors. The proposed circuits can be combined
with other techniques including high-Q impedance matching for input voltage
boosting and hierarchical tandem stages for further improvement on operating
conditions. With a Q = 10 matching network, -27 dBm sensitivity and 22% effi-
ciency can be achieved for about 0.5 V DC output to a 500 kΩ load at 570 MHz.
On the other hand, the sensing variation can originate from the targeted bi-
ological sensing signal, which complicates both the sensor system design and
the associated signal analysis. We will illustrate a spike-sorting method to re-
liably classify the enteric neural signals which have unique waveform features
but large variation in magnitude, timing and duration. The proposed fastDTW
spike classification algorithm provides improvements in accuracy and compu-
tational cost in comparison with Cross-correlation based template matching and
PCA + k-means clustering without time warping. When appled to mouse ENS
neurons in high noise and high variability environment, fastDTW successfully
recognized spikes with variability is as large as 1.2 ms in width and a few milli-
volt in magnitude. The captured waveform features are used for variation corre-
lation analyses to better understand the operating principles of enteric nervous
system.
Although other variation sources can also affect the sensor system design,
our approaches of device compensation based on operational feedback and sig-
nal tolerance based on time warping are able to give illustrations for sensor
designers to successfully countermeasure uncontrollable variation sources.
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CHAPTER 1
INTRODUCTION
Randomness and variation are ubiquitous in the physical world. Two thou-
sands years ago, the great Greek philosopher Aristotle started to notice ran-
domness in nature and classified events into certain, probable and unknowable
ones [33]. Another philosopher Epicurus believed that randomness is indepen-
dent of human knowledge [92], and the randomness at atom level would bring
about uncertainties at higher levels. Since the ancient philosophers brought for-
ward the idea of randomness [4], almost all science and engineering fields have
witnessed such facts. In 1600s, mathematicians noticed the presence of stochas-
ticity in digit sequences of square roots, logarithms, and numbers like Π [117].
In 1803, Thomas Young discovered that a single phone passing through double
slit exhibits non-deterministic patterns in its path [14], shedding light onto the
wave-particle duality of light. Around the same era, researchers observed the
phenomenon of unpredictable swirls in liquids and air, leading to the theory of
fluid turbulence [15] today.
Modern complementary metal oxide semiconductor (CMOS) technology is
no exception from the randomness and variation, especially when the dimen-
sion of the functional device scales down to nano-meter regime where ran-
domness takes the form of process variation originated from limited number
of dopants and even atoms. Variation is also a built-in feature in biological
systems, manifested in both large ecological systems and small microbiological
units.
In this dissertation we present possible methods to deal with the variabili-
ties in CMOS sensing networks. On one hand, the variation can originate from
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the sensor tag itself, where the performance can be compromised by the uncon-
trollable variations. We will use the process variation effects on the RF-to-DC
rectifiers with process variation as an illustration, as many passive sensors need
such units to scavenge the ambient energy to accomplish the sensing functions.
Process variation will reduce the sensor tag sensitivity and distort the trans-
duction accuracy. We will present tunable device features to compensate these
device variations. On the other hand, the sensing variation can originate from
the targeted biological sensing signal, which complicates both the sensor sys-
tem design and the associated signal analysis. We will illustrate a spike-sorting
method to reliably classify the enteric neural signals which have unique wave-
form features but large variation in magnitude, timing and duration. Other
variation sources can also affect the sensor system design, but our approaches of
device compensation based on operational feedback and signal tolerance based
on time warping are able to give illustrations for sensor designers to success-
fully countermeasure uncontrollable variation sources.
1.1 CMOS process variation: origin and challenge
Continuous scaling in CMOS technologies has improved the performance and
reduced the unit cost of silicon integrated circuits (IC) by orders of magnitude
in the past decades [110, 9]. The reduced device feature size has increased the
transistor count from thousands to billions and improved the microprocessor
operating frequency from MHz to GHz [9]. The resulting exponential growth
in memory capacity [85] and computation power has enabled the recent devel-
opment of revolutionary applications like artificial intelligence[106, 49] and big
data[65]. The decrease in the supply voltage and the threshold voltage from
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scaling makes ultra low-power systems possible for Internet of Things[88, 17],
wearables[12] and bio-medical applications[72].To integrate the electronic sys-
tems further into the physical world that the user lives in and cares about, we
have envisioned billions of sensors in the sensor networks from around the user
body to the entire Internet.
The advancement brought by scaling also comes with new challenges in
design and analysis – variations, as one of the most serious and unavoidable
consequences. A large number of variation effects in CMOS technology have
been reported and investigated, including but not limited to random dopant
fluctuation[69], line roughness[27], local oxide thickness variations[6], interface
charge non-uniformities[11] and patterning proximity effects[120]. As the tran-
sistor feature size decreases to fundamental dimensions, such variations become
critical for IC performance[54]. For example, process variations can increase
functional failures in SRAM, degrading memory yield[73, 38], and increase tim-
ing violations in modern microprocessors[22].
Accommodation of process variations becomes a central issue in the reliable
design methodology in most functional units of processors, memories and sen-
sors. As digital signals can employ signal regeneration and error correction, we
opt to investigate the variation effects in mixed-signal systems and the possible
resolution by compensation. Specifically in this thesis, we will focus on the im-
pact of CMOS threshold-voltage variation on RF-DC rectifiers, which is a key
component for RF energy harvesting systems of most passive sensors.
3
1.1.1 Effects of process variation on RF-DC rectifiers
The RF-to-DC rectifier (RDR) is an important component in many systems re-
lying on energy harvesting including passive RFID (radio frequency identifi-
cation) tags [10, 67], bio-medical implants[68], and smart sensor networks[71],
where item identity (ID), ambient condition and wearer vital signals [41] can
be wirelessly collected. Among all sorts of ambient sources such as thermal
energy, light and mechanical vibrations, RF energy harvesting is advantageous
due to its on-demand availability. In an RF energy harvester, an antenna re-
ceives the incoming RF signal, an impedance matching network maximizes the
power transfer from the antenna to the rectifier, an RF-to-DC rectifier (RDR)
converts the RF signal to DC voltage that powers the successive stages and the
loads.
The power conversion efficiency (PCE) as two key metrics for RDR perfor-
mance. The sensitivity sets the lowest level of the input RF signal that can turn
on the rectifier. The PCE is the ratio of the output power to the load over the to-
tal input power. For applications where the system operates continuously and
completely on harvested power, the rectifier design often focuses on the max-
imization of PCE and the output power with a reasonable sensitivity [53]. In
other applications where the system has a wake-up circuitry and is not always
on, the sensitivity is more crucial which determines the operating range [79].
The sensitivity is related to the turn-on voltage Vturn−on, defined as the minimum
input voltage to the RDR to generate a usable output DC voltage in Eqs. (1.1)
and (1.2); whereas PCE is limited by the diode dropout voltage Vdrop.
Sensitivity (dBm) = 10 log Pin(mW) (1.1)
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Pin =
V2a
2Rant
=
V2turn−on
Q · 2Rant (1.2)
where Va is the peak input voltage to the antenna, Rant is the antenna impedance,
and Q is the quality factor of the matching network.
The Dickson voltage doubler [21, 70, 98] is a popular CMOS implementation
for RDR, where the transistor threshold voltage Vth sets the constraint for both
Vturn−on and Vdrop. To improve the sensitivity and PCE, low-Vth or zero-Vth MOS
transistors by strict fabrication control were used in [19, 51], which can bring
Vturn−on down to about 200 mV. However, strict Vth control to a nearly zero value
is difficult, expensive and unavailable in many logic CMOS processes. Minute
variation in the fabrication process as discussed in Sec. 1.1 can degrade the RDR
performance significantly as the technology continues to scale. Furthermore, the
leakage current increases significantly as Vth approaches zero, resulting in low
PCE [58].
Fully cross-coupled (FX) rectifiers were utilized to overcome low PCE in [53],
where Vdrop is reduced significantly without increasing the leakage. FX rectifier
with output feedback to the gate bias [35, 81, 5] can largely improve the dynamic
range of the input power. Cross-coupled rectifiers utilize regular MOS transis-
tors with about 500 mV Vth instead of special zero-Vth MOS transistors, and are
thus less susceptible to process variations. However Vturn−on remains high for FX
rectifiers, which restricts the sensitivity.
To further reduce Vturn−on without using special zero-Vth transistors, Vth com-
pensation structures in Dickson rectifiers were proposed. A semi-passive exter-
nal compensator was used in [112], but the requirement on battery poses addi-
tional restriction to the tag deployment and packaging. In passive systems, two
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auxiliary rectifiers [30] were utilized for Vth cancellation, together with high-Q
passive input voltage boost in the matching network to lower the sensitivity to
-19 dBm. An adaptive forward and backward Vth compensation scheme [36]
employed auxiliary transistors to reduce Vth in the positive cycle and to reduce
leakage in the negative cycle. However the auxiliary circuits rely on the start-
ing condition and add complexity and instability to the system. A floating-gate
transistor based rectifier was designed in [55], which separates the Vth compen-
sation operation from rectification, but the rectifier still suffers from high leak-
age with low Vth.
1.1.2 Concepts of RF-DC rectifier based on tunable threshold
transistors
To overcome the impact of process variation and to solve other issues discussed
previously, we propose a new Dickson RDR based on tunable-Vth diodes, where
each diode can be individually programmed at the wafer testing stage for either
low Vth or low leakage for best overall performance. The proposed RDR can ef-
fectively compensate process variation which enables adoption of general logic
CMOS processes [66] without low-Vth or zero-Vth transistor options. Moreover,
it can be readily used in combination with additional techniques such as high-Q
impedance matching [55, 64, 103, 84] and tandem stages [10] for best sensitivity
and PCE [1]. With a Q = 10 matching network, -27 dBm sensitivity and 22%
efficiency can be achieved for about 0.5 V DC output to a 500 kΩ load at 570
MHz.
In the proposed tunable-Vth RDR, the diode-connected transistors in typical
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Dickson rectifiers are replaced by tunable diodes. The tunable diodes are based
on the single-poly embedded Flash memory structure [80, 66] consisting of one
transistor and three capacitors with same oxide thickness and different area ra-
tio. The device structure can be implemented in most standard logic CMOS pro-
cesses, and is commonly used as the nonvolatile memory cell in RFID chips [10].
Two of the three capacitances are used to tune the effective Vth of the transistors
through program and erase (P/E), and the other one completes the diode struc-
ture. The capacitors and the transistor terminals are controlled by transmission-
gate switches that are closed for P/E, and open for RDR operation.
The operation of the tunable-Vth RDR consists of two phases. In Phase 1, the
diodes will be tuned to their optimal Vth values experimentally by an optimiza-
tion algorithm implemented on MCU, which takes the output voltage as feed-
back at given input RF signal level and output load. In phase 2, the tunable-Vth
RDR works in the same way as conventional rectifiers with only the RF signal
source, when MCU and the DC power supplies are disconnected to be entirely
passive for the energy harvesting operation. Phase 1 of the operation can be
done in the burn-in wafer testing stage in the manufacturing process, and the
optimal Vth is expected to last for the lifetime of the chip.
Because the Vth tuning is done experimentally post-fabrication, it can effec-
tively compensate the process variation effects. The proposed RDR also sepa-
rates the tuning phase and the rectification phase, making the RDR ready for
system integration. Each diode in the rectifier can be optimized separately for
low Vth or low leakage to achieve the best sensitivity with a high PCE. Due to
such tunability, the proposed rectifier can offer good performance for a range of
different input power levels and output loads.
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1.2 Variability in biological systems
Biological systems are full of variabilities at the genetic, developmental, organ-
ismal, species, population, or ecologic/community levels [34]. Although such
variabilities have shaped the world to be as diverse and beautiful as we have
seen today, they also pose challenges to the sensor design and signal analysis of
the intricate biological systems.
One example of such biological systems is the nervous system. Neural
recording has been a heated area of research, because it sheds light onto the
fundamental question of neuroscience, how the neurons interact with each
other and the outside world [29]. The neural recording results lay the basis for
brain machine interface (BMI) applications, including deep brain stimulators
for pain management and control of motor disorders, and vagal nerve stimu-
lators for treating epilepsy[77, 57]. In the past decade, multiple non-invasive
neural recording methods have been investigated in hope to replace or supple-
ment the traditional intracellular method – patch clamp, which provides neural
signals of the best quality at the risk of invasive surgical procedures[37, 50, 52].
The extracellular non-invasive recording is usually performed by an array of
sensors in close proximity to the neuron network, which offers a wide field of
sight together with high resolution[114, 74] for cellular and network levels of
research. The neural spike variability is a concern for extracellular recordings
in which the sensors are away from the neurons, and thus subject to electrode
drift, non-stationary waveforms [7] and the noise from adjacent neuron groups.
The spike variability makes neuron recognition and the functional study that
follows difficult.
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In this thesis, we will focus on the extracellular neural recording of enteric
nervous system, which has high spike variability in magnitude, time and wave-
forms, and propose a new spike classification method with high variability tol-
erance.
1.2.1 Effects of variability on enteric neural recording
Enteric nervous system (ENS) is composed of 200-600 million neurons found
in the gastrointestinal tract and plays a vital role in upholding gut functions of
motility, epithelial secretion, and intestinal barrier [97, 28]. Disruption of ENS
can cause Crohns disease, diabetes [118], irritable bowel disease (IBD) [105],
and ulcerative colitis [8]. Different from those in the central nervous system
(CNS), which is situated in the largely stationary brain, neural signals in the
ENS are coupled to gut motility and peristalsis, interacting with gastrointesti-
nal endocrine cells [107] and intestinal longitudinal muscles [111, 42]. These
movements not only alter neural activities, but also cause electrode drift dur-
ing recordings. Activities of the ENS is also influenced by the immune system
via cytokines and mast cell tryptase [20, 62]. Furthermore, the ENS consists
of various types of enteric neurons embedded in dense mesh-like 2-D ganglia,
called myenteric and submucosal plexuses, and hence an extracellular electrode
will pick up signals from an ensemble of heterogeneous neurons with differ-
ent action potential waveforms. These factors, together with those discussed in
the previous section, render ENS recordings large waveform variability, which
is compounded by the lack of knowledge of the ENS. To reliably interpreting
the ENS extracellular action potential (EAP) recording, a spike classification
method with high variability tolerance is needed.
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1.2.2 Concepts of dynamic spike sorting based spike classifica-
tion
To deal with the high spike variability in enteric nervous system, we proposed
a new spike classification algorithm based on dynamic time warping (DTW).
The spike classification method consists of three steps: (1) detection of candi-
date spikes, (2) waveform feature extraction, and (3) clustering of spikes. In
the proposed method, we used the spike waveform as the feature and intro-
duced DTW as a similarity measure, which has proven to be very effective in
speech recognition under source and ambient variations [122] and ECG profile
characterization[40].
DTW greatly improves the tolerance of spike variabilities, but has quadra-
ture complexity. Therefore we implemented an approximate algorithm for
DTW with linear complexity using adaptive temporal gridding [96] with linear
complexity. With the improved similarity measure, we established a fastDTW
method with automatic thresholding, which is suitable for unsupervised real-
time closed-loop applications.
The proposed fastDTW spike classification achives remarkable enhancement
in accuracy and computational complexity in comparison to cross-correlation
based template matching and PCA + k-means clustering without time warping,
and was applied on in vivo mouse enteric neural recordings when the waveform
variability is more than millisecond.
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1.3 Chapter organization
This dissertation presents effective countermeasures for the variabilities in
CMOS sensing networks, with specific examples on RF-to-DC rectifiers with
process variation, and enteric neural classification with high spike variabili-
ties. For RF-to-DC rectification, a new device structure together with an oper-
ational optimization algorithm was developed for better sensitivity and power
conversion efficiency. For enteric neural recording, a novel on-line automatic
algorithm based on dynamic time warping with high accuracy and linear com-
plexity was introduced, with experimental verification on in vitro mouse enteric
neural recording.
Chapters 2 to 6 discuss the design and implementation of the RF-to-DC recti-
fier with process variation. Chapter 2 introduces RF energy harvesting, summa-
rizes prior works on rectifier design, and studies the effect of transistor thresh-
old voltage on the rectifier performance in both theory and simulations.
Chapter 3 presents the structure and operation of the tunable-Vth diodes. The
Vth tuning characteristics of the diode were verified by individual device mea-
surements and represented in a SPICE model with gate-oxide tunneling current.
A simplified analytical model was later introduced to speed up circuit simula-
tion for design parameter optimization of multi-stage rectifiers.
Chapter 4 presents the system implementation of the tunable-Vth rectifier us-
ing the new diodes including both the integrated circuit chip and the custom
PCB design, followed by a description of experimental setup and procedures.
An algorithm to find the optimal Vth values for each diode with improved lin-
ear complexity is validated in Cadence simulations, and used for experimental
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optimization of the rectifier with different output loads.
Chapter 5 discusses the experimental results of the optimized tunable-Vth
rectifier in its sensitivity and PCE, retention time and process variation toler-
ance. The performance of the proposed rectifier is summarized and compared
with prior start-of-arts.
Chapter 6 explores the design of cross-coupled rectifiers using tunable-Vth
diodes to improve the sensitivity in high-PCE rectifiers. Different design op-
tions as well as trade-offs are discussed through simulation results.
Chapters 7, 8 and 9 describe the fastDTW spike classification algorithm for
enteric neural recordings. Chapter 7 summarizes the prior works in extracel-
lular spike classification and explains the basic concept behind the fastDTW
algorithm.
Chapter 8 presents the procedure of the algorithm and investigates its accu-
racy and computational complexity, in comparison to the conventional cross-
correlation based template matching and k-means clustering method with and
without time warping.
Chapter 9 demonstrates the effectiveness of the fastDTW algorithm by ap-
plying it to experimental mouse enteric neural recordings, with different stim-
uli and inhibitions in the presence of high noise levels. Statistical analysis on
the time evolution of spikes recognized by fastDTW under different conditions
were performed for functional study of the enteric nervous system.
Chapter 10 concludes the dissertation with research achievements and sug-
gestions for future work.
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CHAPTER 2
RF-TO-DC RECTIFIERS: APPLICATIONS AND CHALLENGES
2.1 Introduction to RF energy harvesting
Ambient energy harvesting has attracted increasing attentions of researchers
across the world, because of its potential ability to power battery-less devices
with perpetual lifetime for the realization of the Internet of Things. Among
all sorts of energy sources such as thermal energy, solar energy and mechan-
ical vibrations, RF energy harvesting is advantageous due to its relieved in-
stallation constraints. RF energy harvesting can be used in many systems, in-
cluding passive RFID (radio frequency identification) tags [10, 67], bio-medical
implants[68], and smart sensor networks[71], where item recognition, ambient
condition and occupant vital signals [41] can be wirelessly collected and pro-
cessed. In an RF energy harvester, an antenna receives the incoming RF signal,
an impedance matching network maximizes the power transfer from the an-
tenna to the rectifier, a RF-to-DC rectifier (RDR) converts the RF signal to DC
voltage that powers the successive stages and the loads.
The RF-to-DC rectifier is a critical component in the RF energy harvester,
with the sensitivity and the power conversion efficiency(PCE) as two key met-
rics. The sensitivity sets the lowest level of the input RF signal that can turn on
the rectifier. The PCE is the ratio of the output power to the load over the to-
tal input power. For applications where the system operates continuously and
completely on harvested power, the rectifier design often focuses on the max-
imization of PCE and the output power with a reasonable sensitivity [53]. In
other applications where the system has wake-up circuitry and is not always
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on, the sensitivity proves to be more crucial which determines the operating
range [79]. The sensitivity is related to the turn-on voltage Vturn−on, defined as
the minimum input voltage to the rectifer to generate a usable output DC volt-
age in Eqs.(2.1)(2.2); whereas the PCE is limited by the diode dropout voltage
Vdrop.
Sensitivity = 10 log Pin(mW) (2.1)
Pin =
V2a
2Rant
=
V2turn−on
Q · 2Rant (2.2)
where Va is the peak input voltage to the antenna, Rant is the antenna resistance,
and Q is the quality factor of the matching network.
2.2 Review of prior works on RF-to-DC rectifiers
Dickson type voltage doubler [21, 70, 98] is a popular CMOS implementation
for RDR, where the transistor threshold voltage Vth sets the constraint for both
Vturn−on and Vdrop. To improve the sensitivity and the PCE, low-Vth or zero-Vth
MOS transistors by strict fabrication control were used in [19, 51], which can
bring Vturn−on down to about 200 mV. However, strict Vth control to a nearly
zero value is difficult, expensive and unavailable in many logic CMOS pro-
cesses. Minute variation in the fabrication process can degrade the rectifier
performance. Furthermore, the leakage current increases significantly as Vth ap-
proaches zero, resulting in low PCE [58].
Fully cross-coupled (FX) rectifiers were utilized to overcome the low PCE in
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[53], which lowers Vdrop without increasing the leakage. Combining FX rectifier
with output feedback to the gate bias, [35, 81, 5] were able to largely improve
the dynamic range of the input power. However Vturn−on remains high for FX
rectifiers, which restrict the sensitivity.
To further reduce Vturn−on, Vth compensation structures in Dickson rectifiers
were proposed in recent works. A semi-passive external compensator was used
in [112]. But the requirement on battery poses additional restriction to the tag
deployment and packaging. In passive systems, [30] utilized two auxiliary rec-
tifiers for Vth cancellation, together with high-Q passive input voltage boost in
the matching netowrk to lower the sensitivity to -19 dBm. [36] introduced an
adaptive forward and backward threshold-voltage compensation scheme using
auxiliary transistors to reduce Vth in the positive cycle and to reduce leakage in
the negative cycle. However the auxiliary circuits relying on the starting con-
dition adds complexity and instability to the system. A floating gate transistor
based rectifier was designed in [55], which separates the Vth compensation oper-
ation from the rectification. But the rectifier still suffers from high leakage with
low Vth.
To overcome the aforementioned problems, in this dissertation we propose
a new Dickson RDR based on tunable-Vth diodes, where each diode can be indi-
vidually programmed at the wafer testing stage for either low Vth or low leak-
age for best overall performance. The effect of Vth on RDR performance and
the operating principles of the tunable diode are presented in Section 2.3. The
circuit implementation and the experimental procedures are given in Section
4, followed by a discussion on the algorithm to find the optimal Vth values.
The experimental results are given in Section 5. The proposed RDR can effec-
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tively compensate process variation which enables adoption in general logic
CMOS process [66] without low-Vth or zero-Vth transistor options. Moreover, it
can readily be used in combination with additional techniques such as high-Q
impedance matching [55, 64, 103, 84] and tandem stages [10] for best sensitivity
and PCE [1].
2.3 Operational Principles for the RF-to-DC rectifier
Transistor threshold voltage Vth is crucial to the performance of the RDR. In this
section, we first theoretically analyze the effect of Vth on the output voltage and
the leakage current by modeling a Dickson type RDR, then investigate the opti-
mal Vth for a single stage in different positions of the RDR through simulation.
Finally the concept of a tunable-Vth diode is proposed to overcome the limita-
tions of the rectifier designs.
2.3.1 Modeling of Dickson RDR
Figure 2.1(a) shows the schematics of an N-stage RDR[21], which consists of 2N
diodes and 2N capacitors. A unit stage is highlighted in the lower-left corner.
We followed the inductor-less RDR design in [21, 70, 98] and set all the diodes
Mi and all the storage capacitors Ci to be the same.
An analytical model of the steady-state RF-to-DC conversion of a half-stage
consisting of one diode Mi and one capacitor Ci was given in Eq. (2.3) by [119].
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Figure 2.1: (a) Schematics of the Dickson RF-to-DC rectifier. (b) A diode-
connected transistor is typically used as the diode in each stage. We further
implement the floating gate structure to achieve tunable-Vth.
Vout,i = Vin,peak
Cc
Cc +Cp
− Vth,i − (15pi8
Ie f f ,i
√
2Vin,peak
µnCox WL
)
2
5 (2.3)
where Vin,peak denotes the peak voltage and frequency of the input RF signal; Vth,i
is the threshold voltage of the ith diode; Ie f f ,i is the effective current through the
diode Mi. Cc is the value of the stage capacitances, eg. Ci = Cc for i = 1, 2, ..., 2N−
1 ; Cp is the parasitic capacitance. Also µn denotes the electron mobility, Cox the
unit-area gate capacitance, and W and L the channel width and length of the
diode-connected transistor, respectively.
From Eq.(2.3), we can see that to the first order, decreasing Vth can increase
the DC output voltage, and therefor improve the sensitivity and PCE. However,
as the Vth approaches zero, the leakage current starts to increase exponentially,
which degrades the PCE drastically. The increasing leakage also reduces the
output voltage through Ie f f ,i in the 3rd term in Eq. (2.3), which is negligible for
large Vth values.
The effective current Ie f f ,i depends on both the load current and the leakage
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current:
Ie f f ,i = Iout,i +
Ileak,i
pi
W
L
(1 − e−
Vin,peak
VT )(1 + λsubVin,peak) (2.4)
where Iout,i is the DC output current to the following stages or the load for the
final stage, Ileak,i denotes the leakage current through the diode Mi, VT is the ther-
mal voltage, and λsub is the sub-threshold channel-length modulation parameter.
The leakage current Ileak,i is given by Eq. (2.5):
Ileak,i = µn
√
qS iNch
2φs
VT 2 · e
−Vth,i−Vo f f
κVT (2.5)
where κ is the subthreshold swing factor, Vo f f is the subthreshold offset voltage,
q is the electron charge, S i is the silicon permittivity, Nch is the doping concen-
tration in the channel, and φs is the surface potential.
The output voltage of a multi-stage RDR is Vout =
2N−1∑
i=1
Vout,i, which reaches the
maximum when the Vout,i is maximized for each stage. In the previous discus-
sion, we know that the optimal Vth for a half-stage is non-zero. In the following
section, we will show that the diodes in each stage can have quite different op-
timal Vths, due to different loads and input voltage offsets.
2.3.2 Optimal threshold voltages in a single stage of the RDR
In this section we investigate the optimal Vths for a single stage consisting of
two diodes and two capacitors (Fig. 2.1a left corner) in different positions of
the RDR. As shown in Fig.2.1, the i-th stage is stacked onto the (i − 1)-th stage
(Fig.2.1), and therefore experiences an input voltage offset Vo f f set,i ≈ Vout,i−1. On
the other hand, the i-th stage is also loaded by the input of the following N − i
stages as well as the output current Iload. Based on these observations, we can
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use Vo f f set,i and Iload,i in the i-th stage to mimic a single stage. The threshold
voltages of the input and the output diodes are denoted as Vth,0 and Vth,1, which
are tuned to their optimal values in Eq. (2.3) to maximize Vout under various
load conditions.
The pre-layout SPICE simulation of the representative single stage is de-
picted in Fig. 2.2. Figs.2.2(a,b) illustrate the case for the first stage with zero
offset, while Figs.2.2(c,d)) correspond to the last few stages. The effect of the
load current is illustrated by Fig.2.2(a,c) with Iload = 0 and Fig.2.2(b,d) with
Iload = 2µA.
The effect of the threshold voltages on the current components can be seen
on the left column of Fig. 2.2. Here Ipos,i denotes the peak positive current
through the i-th diode when it is on; Ileak,i denotes the peak leakage current when
the i-th diode is supposed to be off. At steady state the current components sat-
isfy Eqs. (2.6)(2.7). ∫ T
2
0
Ipos,1dt −
∫ T
T
2
Ileak,1dt = IloadT (2.6)
∫ T
T
2
Ipos,0dt =
∫ T
2
0
Ileak,0dt +
∫ T
2
0
Ipos,1dt (2.7)
For all cases, the leakage current Ileak,1 increases significantly with decreasing
Vth close to 0, which is consistent with Eq. (2.5). As Vth increases, the ratio
Ipos,1
Ileak,1
first goes up as Ileak,1 is suppressed, and then drops down after a certain point
where Vth is too high to turn on the diodes . When Vo f f set = 0.5V is present, the
ratio Ipos,1Ileak,1 stays high for larger Vth.
The right column of the Figs. 2.2 shows the effect of Vths on the output volt-
age. For the first stage without load (Fig. 2.2(a)), Vout is low when Vth is either
close to 0 or close to 0.4 V, and the optimal Vth,0 and Vth,1 to achieve maximal Vout
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are 0.2 V and 0.25 V, respectively. When the same stage is loaded by 2µA cur-
rent (Fig. 2.2(b)), Vout becomes negative for bigger Vth where such load cannot
be driven. The Vout profile shifts towards smaller Vth values to provide the extra
current to load, with optimal Vth,0 and Vth,1 both at 0.1 V. For the last few stages
without load (Fig. 2.2(c)), Vout is relatively flat for small Vth, and drops quickly
as Vth approaches 0.4 V. The optimal Vth,0 and Vth,1 are both at 0.2 V. When a 2µA
load is drawn from the last stage in Fig. 2.2(d), the optimal Vth,0 and Vth,1 shift to
smaller values at 0.15 V.
In a multi-stage RDR, the earlier stage sees larger load currents due to leak-
age in the following stages, and smaller input offset. As a result, the earlier
stages require smaller optimal Vths than the latter. The distinct optimal Vth val-
ues call for a design in which each diode can be tuned to different threshold
for the best performance, which is the motivation for our proposed tunable-
Vth RDR. For a given load, the later stages see less stages that need to be further
tuned, and thus reach the optimal states faster than the earlier stages. This trend
is utilized in Sec. 4.2 for the automatic Vth tuning algorithm.
In this section, we have shown from the theory and simulation that the op-
timal Vth values for the diodes are non-zero, and can be different in different
stages to achieve the best performance for the sensitivity and PCE. In the next
chapter, we will demonstrate a novel diode structure with tunability in Vth, so
as to overcome the effect of unavoidable process variation and to program each
diode to its optimal operating point.
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Figure 2.2: Effects of the offset voltage and load on a single stage in the RDR.
(a-d) Left plots depict the leakage current Ileak,1, and the ratio of the positive
current and the leakage current t Ipos,1Ileak,1 as a function of the threshold voltages
Vth,0 = Vth,1 = Vth for the cases when (a) Vo f f set = 0, Iload = 0, (b) Vo f f set = 0, Iload =
2µA, (c) Vo f f set = 0.5V, Iload = 0, (d) Vo f f set = 0.5V, Iload = 2µA, respectively. (a-d)
right show how the output voltage of the single stage varies with the threshold
voltages of the input diode Vth,0 and the output diode Vth,1 of the stage. Here the
cases with Vo f f set = 0 mimic the 1st stage, while those with Vo f f set = 0.5V mimic
the last few stages of the RDR.
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CHAPTER 3
TUNABLE THRESHOLD DIODES: DESIGN AND SIMULATION
This chapter 3 presents the structure and operation of the tunable-Vth diode-
connected transistors, which will be used in the proposed rectifier. The Vth
tuning characteristics of the diode were verified by individual device measure-
ments and represented in a SPICE model with gate-oxide tunneling current.
A simplified analytical model was introduced for design parameter optimiza-
tion of multi-stage rectifiers using the tunable-Vth diodes. The integration of the
tunable-Vth diodes will be described in Chapter 4.
3.1 Structure of the tunable threshold diodes
To achieve tunable-Vth for individual transistor, we proposed a novel diode
structure shown in Fig.2.1(b) bottom. The tunable diode is based on the single-
poly embedded Flash memory structure [80, 66]. Compared to conventional
diode-connected transistor, it has three extra capacitors Cd, Csg and Clg. The
small-gate capacitor Csg and the large-gate capacitor Clg are used to tune the
effective Vth of the transistors through program and erase (P/E); while Cd is to
form the diode connection. The source node Vs, the drain node Vd, and the
bottom plates of the capacitors Csg and Clg are controlled by transmission-gate
switches that are closed for P/E, and open for RDR operation. The proposed
device structure can be implemented in most standard logic CMOS processes,
and is commonly used as the nonvolatile memory cell in RFID chips [10].
The program and erase (P/E) operations are enabled by a big capacitance
ratio of ClgCsg . In this work the area ratio of the capacitances is Clg : Csg : Cd = 5 :
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Figure 3.1: Schematics of the tunable diode in different operation modes. Circuit
connection and band diagram of the tunable diode in (a) program mode; (b)
erase mode. (c) Illustration of the tunable diode in the charge pump for RF-DC
conversion.
0.4 : 1; the three capacitors are MOSCAPs of same oxide thickness. The floating
gate voltage V f g of the diode is expressed by Eq.(3.1):
V f g =
Q + Vlg ·Clg + Vsg ·Csg + Vd ·Cd + Vs ·Cox
Clg +Csg +Cd +Cox
(3.1)
where Q is the charge stored on the floating gate; Cox is the gate capacitance of
the transistor.
During program and erase, because the source and drain of the transistor
are kept at ground, and that Clg is significantly larger than other capacitances,
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Eq.(3.1) reduces to V f g ≈ Vlg + QCtot .
V f g =
Q + Vlg ·Clg
Clg +Csg +Cd +Cox
≈ Vlg + QCtot (3.2)
During charge pump operation, all switches are open, Clg (Csg) in series with
Cds of the switches becomes negligiable. Eq.(3.1) reduces to V f g ≈ Vd + QCtot .
V f g =
Q + Vd ·Cd
Cd +Cox
≈ Vd + QCtot (3.3)
To turn on the transistor, V f g must be larger than Vth0, which is the intrinsic
threshold voltage of the transistor determined by the process. With charge on
the floating gate, the effective threhold voltage of the diode Vth becomes Vth0− QCtot .
The circuit connection and band diagram of the tunable diode in program
mode is depicted in Fig.(3.1(a)). Vlg is connected to a high positive voltage,
while Vsg,Vd and Vs are grounded. V f g approximately equals to Vlg, which is
high enough to induce electron injection from the channel of the transistor to the
floating gate, which lowers the effective Vth of the diode. During erase operation
(Fig.(3.1(b)), only Vlg is connected to a high positive voltage. V f g approximately
equals to Vlg which is ground. A high electric field appears across Csg, inducing
hole injection from SG to the floating gate, which increases the effective Vth. The
total charge injected Q is a time integral of the Fowler-Nordheim Current IFN by
Eq.(13) in [91].
3.2 SPICE simulation of the tunable-Vth diode
In the previous section, we discussed the proposed structure of the tunable-
Vth diode and the operation procedure for program and erase. To validate the
24
functionality of the proposed structure, and to enable design integration of the
diode into the RF-to-DC rectifier, a SPICE circuit model is needed.
Figure 3.2: Schematic of the SPICE circuit model for the tunable-Vth diode with
Verilog-AMS programmed gate-oxide tunneling current source.
The SPICE model is not as trivial as it may look like, because the P/E op-
eration relies on the gate-oxide tunneling current of the transistor, which was
not included in the transistor model provided by the foundry. To complete the
SPICE model, we first implemented a gate-oxide tunneling current source in
Verilog-AMS language. This extra current source is placed between the gate
and the source, to mimic the actual tunneling behavior. A virtual resistor with
very big resistance was also placed in parallel with the current source, to bound
the initial condition of the circuits for numerical simulation.
The schematic of the SPICE circuit model for the tunable-Vth diode with
Verilog-AMS programmed gate-oxide tunneling current source is shown in
Fig.3.2. The gate-oxide tunneling current source was implemented following
a BSIM4 model, as summarized in Fig.3.3. The resulting gate-oxide tunneling
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current, and its constituent components by the BSIM4 model, as a function of
the gate voltage is depicted in Fig.3.4.
Figure 3.3: A summary of the gate-oxide tunneling current in a MOS transistor
in different operational regions by the BSIM4 model.
Figure 3.4: The simulated gate-oxide tunneling current, and its constituent com-
ponents as a function of the gate voltage.
With the SPICE model described as above, we can verify the behavior of the
tunable-Vth structure. An example of program operation in transient simulation
is shown in Fig.3.5. It can be seen that the program voltage of -3.45 V induced
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tunneling current which injects holes onto the floating gate, and a Vth shift of
about 610 mV was achieved.
Figure 3.5: The transient simulation of the tunable-Vth diode by the proposed
SPICE model when the program voltage is -3.45 V. A Vth shift of about 610 mV
was achieved.
3.3 Simplified spice circuits for design optimization
In the last section, we have verified the functionality of the proposed tunable
threshold diode qualitatively via Cadence simulation. However this simulation
including both the P/E phase and the rectification phase is extremely computa-
tionally expensive. For example, one P/E operation and the following rectifica-
tion stage of a single stage takes about 20 minutes. The simulation to program
all diodes once in a 8-stage rectifier takes more than 3 hours to complete. In
order to find the optimal threshold values for all stages, we would expect to
perform tens of P/E operations on each diode, which can easily take years to
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Figure 3.6: Schematics of the tunable diode with a manually added floating gate
port for faster simulation.
finish.
In order to expedite the simulation process for rectifier design optimization,
we modified the tunable diode structure virtually by adding an additional port
on the floating gate (Fig.3.6). Through this port, we can set the shift in the
threshold voltage ∆Vth for each diode using the ”initial voltage” option in the
Spectre simulator before the simulation. With such setting, the rectifier acts as if
the assigned Vth values have been achieved by program and erase, and focuses
on the different Vout and PCE performance for different threshold voltages. This
simulation technique greatly simplified and expedited the simulation process,
and was used in the rectifier optimization discussed in later chapters.
3.4 Experimental measurements of the tunable-Vth diodes
The proposed tunable-Vth diodes were designed and fabricated in a standard
0.18 µm process. Program and erase operations were performed on individual
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devices on the die using probe station to verify the tunability of the diodes.
0.2 0.4 0.6 0.8 1
Vd (V)
0
2
4
6
8
10
Id
 (A
)
10-4
original
program, 1 time
erase 1 time
program, 2 times
erase, 2 times
program, 3 times
erase,3 times
0 0.2 0.4 0.6 0.8 1
Vd (V)
10-10
10-8
10-6
10-4
10-2
Id
 (A
)
original
program, 1 time
erase 1 time
program, 2 times
erase, 2 times
program, 3 times
erase,3 times
a
b
Figure 3.7: Measured I-V curves of the 1.8 V tunable diode after program and
erase operations (a) in linear scale (b) in log scale.
Figure 3.8 shows the I-V curves of the 1.8 V tunable diode after several pro-
gram and erase operations in linear scale and log scale. A voltage pulse of 3.3 V
magnitude was used on either the small gate or the large gate of the diode struc-
ture for P/E as described in Section(3.1). It can be seen that program operations
can increase the effective Vth of the diode, whereas erase decreases it. If we as-
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sume a turn-on current of 1µA, a tunability from 0.2 V to 0.7 V was achieved by
program and erase.
The I-V curves of the 3.3 V tunable diode after several program and erase
in Fig 3.8. A voltage pulse of 8.5 V magnitude was applied to induce P/E.
Similar to the operation of the 1.8 V tunable diodes, program (erase) increases
(decreases) the effective Vth of the 3.3 V diode. If we assume a turn-on current of
1µA, a tunability from 0.1 V to 0.4 V was achieved by single program and erase
operations.
Figure 3.9 demonstrates the results of retention experiments of the 1.8 V and
3.3 V tunable-Vth diodes. For the 1.8 V diode, the I-V curve starts to shift to the
right towards its original position after 2 hours. After 23 hours, the threshold
voltage has shifted back by half. This is because the 1.8 V diode has an oxide
thickness of only 3.3-nm, and is subject to charge dissipation on the floating
gate. For the 3.3 V diode with 6.5-nm oxide thickness, there’s negligible shift in
the I-V curve within 4 hours. After a retention time of 23 hours, the I-V curves
shifts back very slightly.
Now that we’ve verified the functionality of the proposed tunable-Vth diodes
both in SPICE simulation and in experimental measurements, we can move for-
ward to the system design of the tunable-Vth RF-to-DC rectifier, which will be
presented in details in Chapter 4.
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Figure 3.8: Measured I-V curves of the 3.3 V tunable diode after program and
erase operations (a) in linear scale (b) in log scale.
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CHAPTER 4
IMPLEMENTATION AND OPTIMIZATION OF THE RECTIFIER SYSTEM
In the previous chapter, we have introduced a novel diode structure with
threshold voltage tunability. In this section we will discuss the system level
implementation of the RF-to-DC rectifier using the tunable diodes. Section 4.1
demonstrates the circuit implementation for the rectifier, together with experi-
mental set-up and procedures for the measurements. Section 4.2 establishes an
automatic algorithm to find the optimal Vth values for all the diodes in different
stages of the rectifier for the best performance. The algorithm is validated in
simulation and the simulated optimal Vth values guide the experimental opti-
mization and measurements.
4.1 Circuit implementation and experimental methods
The block diagram of a 8-stage tunable-Vth RDR is depicted in Fig. 4.1. As
described in Sec. 3.1, diodes in RDR have switches connected to them that are
open for RDR operation and closed for P/E operation. These switches form
an array that controls individual diodes. The switches connected to the source
and drain of the transistors are controlled by the enable signal EN[0 : 15]. The
switches connected to Clg and Csg need to pass high voltage, and therefore are
controlled by the level-shifted enable signal ENls[0 : 15]. The level shifter[99]
translates 3.3 V signal to 5 V for the 1.8 V tunable-Vth RDR, and 5 V signal to 10
V for the 3.3 V RDR. The 16-bit EN and ENls signals are decoded from the 4-bit
address generated by a microcontroller (MCU, Nucleo-F413ZH).
The die picture of the implemented chip in an UMC 0.18 µm process is shown
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Figure 4.1: The block diagram of the control circuitry for different operational
modes.
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Figure 4.2: (a) The die picture of the fabricated chip. The zoom-in view shows
the layout of the 8-stage tunable RDR together with its control circuits. (b)
Experimental setup including the custom PCB to interface with MCU and the
SMU. (c) System diagram of the experimental setup. The green dashed outliner
and the grey box indicate PCB level and chip level circuits.
in Fig. 4.2(a). single stage and 8-stage tunable RDRs using 1.8 V and 3.3 V tran-
sistors, along with conventional zero-Vth RDRs were implemented for perfor-
mance comparison. The zoom-in view shows the layout of the a 8-stage tunable
RDR. For both the 1.8 V and the 3.3 V NMOS, the WL ratio is 9µm/360nm.
Fig. 4.2(b) and (c) show the experimental setup for chip testing, where a
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custom PCB provides the impedance matching network and other interface cir-
cuitry to the MCU and the signal sources. The operational procedure of the
tunable-Vth RDR consists of two steps. (1) Optimizing Vth of each diode by the
P/E algorithm described in Sec. 4.2. Pulsed square waves of 3.3 V (8.5 V) and 1
ms duration were used for P/E for the 1.8 V (3.3 V) transistors. In this step, both
MCU and the RF signal source are on. The output voltage is monitored by the
analog-to-DC converter (ADC) of the MCU. This step will be done in the burn-
in wafer testing stage in the future manufacturing process, and the optimal Vth
is expected to last for the lifetime of the chip. (2) Characterize the RF response
of the RDR with only the RF signal source when MCU is disconnected. Vout
with different loads is monitored by a source-measuring unit (SMU), and the
entire unit does not have DC power supply to be entirely passive for the energy
harvesting operation. The input impedance of the tunable-Vth RDRs and the
zero-Vth RDR measured by the VNA are summarized in Table.4.1.
Table 4.1: Input impedance of the rectifiers
CP type Rp(Ω) Ccp(pF)
8-stage
1.8 V tunable-Vth 85 13.4
3.3 V tunable-Vth 107 35.6
zero Vth 110 19.5
1-stage
1.8 V tunable-Vth 475 4.6
3.3 V tunable-Vth 1120 6.2
zero Vth 246 5.7
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4.2 Algorithm for the Vth optimization
4.2.1 Algorithm description
Now that we have the ability to tune the diodes in the RDR individually, the
next problem is to find the optimum Vths for each stage. The most straightfor-
ward method one would think of is to perform a nested linear search for each
diode, which costs O(MN) complexity, where M is the step number for each stage
and N is the number of stages. If we assume a step number of 20 and 8 stages,
the linear search requires 2.5610 attempts. With such complexity, it takes > 105
years to solve the optimum in simulation, which is impractical. The large num-
ber of P/E operations required in experiments also cause endurance issues of
the chip.
Algorithm 1: Finding the optimal threshold voltages
initialize Vout,max = 0; {The max Vout found in the search.}
for i = 1 to number o f stages do {rounds of optimization}
initialize cur Vout,max = 0; {The max Vout in this round}
for j = 0 to number o f diodes − 1 do {tune each diode}
program( j); {program the jth diode}
repeat
erase( j);
cur Vout = get v measurement();
until a local max found or max erase num reached
end for
update(cur Vout,max);
if cur Vout,max <= Vout,max then
break; {search stops at convergence.}
else
update(Vout,max);
end if
end for
Figure 4.3: Algorithm to find the optimal Vths in RDR.
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Figure 4.4: Flow chart for the algorithm for automatic Vth optimization of the
tunable RF-to-DC rectifier.
To solve this problem, we developed an algorithm in Fig.4.3 that can find
the optimum with O(N) complexity. The initial Vth values are assumed to be
sufficiently larger than zero. The algorithm first starts with erase operation to
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bring Vth to lower values closer to optimum, and then search the surrounding
Vth space iteratively to locate the optimal point. The convergence is achieved
when two consecutive rounds of search give the same Vout. Based on the RDR
performance observation in Sec. 2.3.2, the later stages take less iterations to
converge. For example, the load to the last stage is completely set by the output,
and the last stage is less sensitive to Vth variations. So it will achieve optimum
in the first round. Once the operating point of the last stage is fixed, the load to
the 2nd last stage is set and it will converge in the 2nd round. In the i-th round
of the search, the diodes in the N − i + 1-th stage would converge. Optimal Vth
values can always be reached in N rounds. In experiments where the initial Vth
values are unknown due to process variation, we can program the diode a few
times to ensure Vth is larger than the optimum before running the algorithm. If
the input RF signal level to optimize for is very low, e.g. Vin,peak = 150mV , the
Vout changes caused by Vth shift may be too small to be detected by ADC to start
the algorithm. In this case we can perform one round of search with higher
Vin,peak to set the initial Vths closer to the optimum before performing the actual
optimization. The flow chart of the proposed algorithm is depicted in Fig.4.4.
4.2.2 Automatic optimization in Cadence simulation
To verify that the proposed algorithm can tune the RF-to-DC rectifier to its op-
timum, we first perform the algorithm on a 8-stage RDR in Cadence Virtuoso
simulation. Typically Cadence Virtuoso software offers a graphic user interface
(GUI) for the users to access the simulation results. However this conventional
method for data acquisition requires manual interactions of the users, including
typing in the initial values of the circuits, clicking on the output waveforms and
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munual data exportation, which is inconvenient for the optimization. There-
fore we developed an automatic flow that can perform the simulation and data
acquisition in an unsupervised manner.
Figure 4.5: The architecture for the simulation set-up for automatic optimization
and data acquisition in Cadence Virtuoso simulations.
The architecture of the developed simulation set-up is shown in Fig.4.5. The
optimization algorithm is implemented in Python, which also generates the ini-
tial values and simulation parameters in an Ocean script. The Ocean script takes
the netlist of the rectifier circuits as input, calls the Spectre simulator to perform
simulation on the rectifier with one specific set of Vth values, and saves the out-
put voltage to a given load in the designated format. The Python script reads in
the simulation output and decides the next set of Vth values until an optimum
has been found.
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4.2.3 Optimization results for the tunable RD-to-DC rectifier
Figure 4.6(a) shows the simulated process to find the optimal Vth for each diode
in the 1.8 V tunable-Vth RDR. In the simulation, the RF input signal has 150 mV
peak voltage and 570 MHz frequency, and the output is open circuit. The left,
middle and right figures demonstrate the search results of the first, second and
the last rounds of the optimization algorithm.The initial values of the Vths were
purposedly set to be far away from the optimum, and thus Vout was as low as
100 mV. The first round has brought each diode closer to its optimal Vth value,
increasing Vout from 100 mV to about 650 mV. The diodes in the last few stages
of the RDR, which are less sensitive to Vth variations than those in the front
stages due to the established voltage offset, were almost tuned to their optimal
states after the first round. Given the new initial condition from the result of the
first round, the second round further optimized Vth of the front stages. As can
be seen in the middle plot in Fig.4.6(a), Vths of the first four diodes decreased
from 300-500 mV to 50-100 mV. After the second round, most Vth were in close
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Figure 4.6: Optimization of Vth for the maximum DC output voltage in (a) sim-
ulation and (b) experiment for the 1.8 V tunable-Vth RDR. (a) The left, middle
and right figures demonstrate the results of the first, second and last round of
optimization when Vin,peak = 150mV . (b) Experimental optimization process with
Vin,peak = 140mV
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proximity of their optimal values, which were obtained in the third (last) round
of the search. The search space of the last round was a subset of that of the
second round, which was used as the convergence criterion.
The optimal Vths found for the 0-11th diodes, the 12-14th diodes, and the 15th
diode are 150, 200, 250 mV, respectively. For the front stages, lower Vths are
required so that the diode is sufficiently turned on for non-negligible Ipos. For
the later stages, the leakage current has more impact on the output voltage, and
a higher Vth to suppress the leakage can increase the output voltage.
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Figure 4.7: The simulated optimal Vth values for the 1.8 V and the 3.3 V RDR
with different operating conditions.
Although the example demonstrated in Fig. 4.6 has an open circuit output,
the optimization method works for cases with load as well. Fig. 4.7 depicts
the optimized Vth values of the 1.8 V and the 3.3 V tunable-Vth RDR with dif-
ferent output loads during optimization. For the 1.8 V RDR with open circuit
output (red line with circle markers), the optimal Vth value increases with the
diode index. A similar increasing trend in Vth is observed for the 3.3 V RDR
(purple line with square markers) too. This observation suggests that lower
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Vths should be used for the earlier stages to turn on the rectifier while higher
Vth should be used for later stages to suppress the leakage. Overall the optimal
Vths of the 3.3 V RDR are smaller than those of the 1.8 V RDR, which is deter-
mined by the intrinsic properties of the devices. For the 1.8 V RDR loaded with
1µA current (yellow line with diamond markers), a zigzag pattern of the opti-
mized Vths can be seen. Within the same stage, the input diode (even-indexed)
has lower optimal Vth than the output diode(odd-indexed), which implies the
different functions of the input and output diodes. The 3.3 V RDR with 1µA
output current (blue line with triangle markers) shows a similar pattern of Vth
as the 1.8 V one, with smaller Vths overall. For the 0th and the the 4th diodes, the
optimal Vths are needed, which cannot be achived by conventional compensa-
tion techniques [35, 5]. In contrast, the proposed tunable-Vth RDR can precisely
control individual diode to achieve optimal and even negative Vths for better
performance.
42
CHAPTER 5
EXPERIMENTAL RESULTS OF THE TUNABLE THRESHOLD RECTIFIER
The fabricated tunable RF-to-DC rectifiers are optimized using the algorithm
described in the previous section experimentally. In experiment, the algorithm
is implemented in C/C++ on a MCU, which generates address information for
the diodes and control signals for program and erase. During optimization, the
output voltage is obtained by the MCU ADC for feedback. During the rectifier
characterization, the output voltage is obtained from the SMU readout.
The experimental results of the proposed tunable rectifier, in comparison
with a rectifier based on vendor provided zero-threshold diode are summa-
rized in the following sub-sections. The rectifier performance is analyzed for
the sensitivity, output voltage, PCE, retention time, and the tolerance to process
variation. A comparison of the work with prior works can be found at the end
of the chapter.
5.1 Sensitivity and efficiency
Figure 5.1 shows the resulting performances of the 8-stage 1.8 V and 3.3 V
tunable-Vth RDR after optimization and that of the zero-Vth RDR. Vout is plot-
ted as a function of the peak voltage of the input RF signal, when the output is
an open circuit. The solid and dashed lines represent the post-layout simulation
and experimental results, respectively. The red, orange and blue lines represent
the 1.8 V and the 3.3 V tunable-Vth RDR and the zero-Vth RDR, respectively. The
performance of the tunable-Vth RDRs are similar to those predicted by simula-
tion, which indicates the optimum has been established during the P/E phase.
43
0 50 100 150 200
-200
0
200
400
600
800
1000
1200
1400
1600 tunable 1.8 V, measured
tunable 1.8 V, simulation
tunable 3.3 V, measured
tunable 3.3 V, simulation
zero Vth, measured
V
o
u
t 
(m
V)
Vin, peak  (mV)
Figure 5.1: Performance comparison of the 1.8 V and 3.3 V 8-stage tunable-Vth
RDR and the zero-Vth RDR, when the output load is open circuit. The solid
lines and the dashed lines represent the results from the simulation and the
experiments, respectively. The red, orange and blue lines represent the 1.8 V
tunable-Vth, 3.3 V tunable-Vth and the zero-Vth rectifiers, respectively.
When the required Vout is 600 mV, both the 1.8 V and the 3.3 V tunable-Vth RDRs
can work for input signal with Vin,peak as low as 140 mV, in contrast to 200 mV for
the zero-Vth RDR, corresponding to 3dB improvement in sensitivity. When the
required Vout is 300 mV, which is often sufficient for many DC-DC converters to
operate, the 1.8 V (3.3 V) tunable-Vth RDR works for Vin,peak as low as 80 mV (100
mV), in contrast to 160 mV for the zero-Vth rectifier, corresponding to 6dB (4dB)
improvement.
The 8-stage 1.8 V and 3.3 V tunable-Vth RDRs were optimized experimentally
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Figure 5.2: (a) Performances of the 8-stage tunable-Vth rectifiers under different
optimization conditions and the zero-Vth RDR, as a function of the output cur-
rent. (b) Retention test of the 1.8 V and 3.3 V tunable-Vth rectifiers optimized
with 1µA output current. Vin,peak = 140mV for both (a) and (b).
following the method in Sec.4.2 for performance comparison. An example of the
experimental optimization of the 1.8 V RDR is illustrated in Fig.4.6(b). The gen-
eral trend of the optimization path is similar to the prediction of the simulation,
with some local variations due to the variation of the intrinsic Vths of the diodes.
Figure 5.2(a) further illustrates how the output current Iout affects Vout for
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different RDR implementations and optimization conditions when Vin,peak =
140mV . In all cases, Vout drops with increasing Iout. Both the 1.8 V and the 3.3
V tunable-Vth RDRs (red and orange lines) provide higher Vout than the zero-Vth
RDR (blue line) in the entire Iout range up to 3µA. The red dotted line shows
the response of the 1.8 V tunable-Vth RDR with its Vth values optimized under
the open circuit condition, which has indeed larger open circuit Vout than that
optimized for 1µA load(the red dashed line). However, its Vout decreases faster
with increasing Iout, which illustrates the important role of the Vth setting in RDR
performance. Similar observations can be made for the 3.3 V RDRs optimized
with open circuit (orange dotted line) and 1µA (orange dashed line). The 3.3 V
RDR optimized with 1µA demonstrated as good performance as the 1.8 V RDR,
verifying the usuage of tunable-Vth RDR for general logic processes with differ-
ent oxide thickness. When Iout = 1µA, both the tunable-Vth RDRs can generate
Vout = 500mV , compared to 100 mV by the zero-Vth RDR (5 times or 14 dB im-
provement).
With the improved Vin,peak, the proposed tunable RDR can be used in combi-
nation with passive input voltage boosting in the matching network to further
improve the sensitivity and the PCE. For example, when a matching network
with Q = 10 is utilized, a sensitivity of -27 dBm (14 mV peak voltage) can be
achieved. For maximal power transfer, the real part of the input impedance of
the RDR needs to be increased to 5000 Ω to match with the 50 Ω antenna. The
RDR and matching network co-design with such high input impedance is not
straightforward, as the rectifier is a non-linear time variant system, and the in-
put impedance changes during rectifier charging. [60, 2] designed the matching
network by using the steady state input impedance. [56, 95] modeled the recti-
fier with a parallel RC circuit and found the optimum matching point through
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Figure 5.3: Simulation results of the 8-stage tunable RDR with 5000+821j input
impedance and the Q = 10 matching network, when the output load is 500kΩ.
(a) The peak voltage at the input of the matching network (red line) and the
DC output voltage of the RDR (blue line) during the rectifier start-up, when the
input power is -27 dBm (14 mV peak voltage). (b) The DC output voltage (red
line with circular markers) and the PCE (blue line with diamond markers), as a
function of the input sensitivity.
iterative simulations. [100] presented an analytical model for the transient input
impedance of the rectifier during charging.
In this work, we designed a 8-stage tunable RDR with 5000+821j steady state
input impedance together with a Q = 10 impedance matching network. The
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dimension of the NMOS is WL = 350nm/500nm. Fig.5.3(a) demonstrate the tran-
sient response of the designed rectifier, when the input power is -27 dBm and
the output load is 500kΩ. The red line represents the peak voltage to the in-
put of the matching network Vin,cp. The blue line denotes the DC output volt-
age. When good matching is achieved, Vin,cp to the matching network is 14 mV,
which happens after 10µS during charging. The input impedance is inversely
proportional to the trans-conductance gm of the diode, which is proportional to
the Vgs of the transistor. When the RDR first turns on, Vgs is the highest and the
input impedance is smaller than the steady state value. Therefore Vin,cp at the
matching network is higher than 14 mV. As the RDR continues charging, Vout
increases gradually, bringing down Vgs.
The DC output voltage (red line with circular markers) and the PCE (blue
line with diamond markers), as a function of the input sensitivity are plotted
in Fig.5.3(b). Here the PCE is the total efficiency which includes the loss in the
matching network and the rectifier efficiency. Both the output voltage and the
PCE increase with sensitivity. When the input sensitivity is -27 dBm, a 22% total
PCE was achieved with 460 mV output voltage to a 500kΩ load.
Theoretically, rectifiers with even higher input impedance can be designed
for even better sensitivity and PCE, if higher-Q components are available. But
higher input impedance is usually obtained by decreasing the WL ratio of the
transistor, which in turn reduces the charging current and therefore increases
the start-up time of the rectifier.
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5.2 Retention time
Retention experiments were carried out on the 1.8 V and 3.3 V tunable-Vth RDRs
as shown in Fig.5.2(b). The 1.8 V and 3.3 V diodes have oxide thinkness of 3.3
nm and 6.5 nm, respectively. The thicker the oxide, the longer the retention
time is before P/E is needed to re-tune the Vth. Thicker oxide also means higher
P/E voltage, which requires high-voltage IOs. For the 1.8 V RDR, both the open
circuit Vout and the maximum Iout the rectifier can provide decreased noticeably
after 1-day of retention due to the thin oxide. For the 3.3 V RDR, almost as good
open circuit Vout and slighly smaller maximum Iout were observed after 4 days.
Thicker oxide of 10nm is preferred for actual applications so that the rectifier
only needs to be tuned once in house. But the experiments here serve as proofs
of concepts for the proposed tunable-Vth RDR.
5.3 Process variation tolerance
Process variation is unavoidable in the fabrication and more and more serious
as the technology continues to scale down. To study the impact of threshold
variation on the output voltage, we performed Monte-Carlo simulation of the
RDR. The RDR was first tuned to the maximal Vout by using the method de-
scribed in Sec.4.2, and then additional P/E operations by MCU are performed
to mimic the effect of Vth variation. For each data point, the number of P/E to be
performed on the i-th diode follows a zero-mean unit-variance Gaussian distri-
bution: Nerase,i = N(0, 1). Figure 5.4 shows the experimental distribution of the
Vout with threshold variation. For Fig. 5.4, Vin,peak = 140mV , and the resulting
maximal Vout is about 850 mV. The full width at half maximum (FWHM) of Vout
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Figure 5.4: Distribution of the Vout of the tunable-Vth RDR with Vth variation. Vth,i
follows Gaussian distribution with '50 mV variance. The dark blue bars are the
measured results, and the light blue shaded curve is the fitted distribution.
is 150 mV, indicating how much on average one-step ('50 mV) of Vth variation
can change Vout. If the Vths of all diodes vary in the unfavorable direction, it has a
big impact on the RDR performance, which can be overcome in our tunable-Vth
RDR .
5.4 Comparison with prior works
The performance of the proposed RDR is summarized and compared with prior
works in Table.5.1. The works in the top, middle and bottom parts of the Table
are those based on Dickson type structure, cross-coupled architecture, and those
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using additional techniques including very high-Q components and tendum
stages. Generally, the Dickson type architectures demonstrate a better sensi-
tivity, whereas the cross-coupled designs provide higher PCE. So Dickson type
design is suitable for applications where the system base on wake-up circuitry
but has high requirement for the operating range, while the cross-coupled de-
signs fit systems that rely on continuous energy harvesting.
For Dickson type architectures, [79] and [2] achieved -32 and -26.5 dBm sen-
sitivity for OC condition. However their designs require zero-threshold transis-
tors that are only available in special processes with additional cost, and have
< 10% efficiency. [79] utilized off-chip air core high-Q inductors, together with
50 stages to enhance the output voltage, which increases the charging time to
155 ms. Therefore the design cannot be used for applications with high update
rate.
For cross-coupled architectures, [5] demonstrated a 86% PCE with -19.2 dBm
sensitivity by using feedback diodes for leakage reduction. However the PCE is
obtained assuming perfect impedance matching throughout the dynamic range.
To achieve the reported PCE, a variable matching network with high-Q values
larger than 25 is needed.
Among all the architectures, the tunable-Vth RDR in this work achieves the
lowest Vturn−on of 140 mV with process variation cancellation and individual
diode tuning. The tuning of Vth is performed in-house, separated from the rec-
tifying operations. Combining the RDR with passive input voltage boosting
in the matching network, a -27 dBm sensitivity and 22% PCE is predicted to
generate 0.46 V output voltage for 500kΩ output load with a Q = 10 matching
network. The improved performance of the proposed RDR comes at the cost of
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area, which is noticeably larger than other recrifers except for [55], which is yet
to be optimized. The RDR in this work can be used for applications with strict
sensitivity and power constraints but are flexible with the area.
5.5 Conclusion
A novel RF-to-DC RDR based on the tunable-Vth diode was presented, where
each diode can be tuned at the wafer testing stage to the optimal values. An
optimization algorithm was developed to condition the RDR automatically. The
experimental measurement show > 4dB improvement in sensitivity compared
to the zero-Vth RDR with as small as 140 mV of Vin,peak and a 500kΩ load. The
proposed technique enables the adoption of more generic logic CMOS processes
for RDR as well as provides an effective countermeasure to process variation.
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Table 5.1: Summary Of Rectifier Performance and Comparison with Prior Arts
Architecture
Freq
(MHz)
Tech-
nology
# of
stages
Measured
Vturn−on
RL Vout
Sensi-
tivity
(dBm)
PCE
Special
require-
ments
Compen-
sation
Variation
toler-
ance
Area
(mm2)
Dickson
With zero-Vth,
this work
541
0.18
µm
8 200 mV ∞ 600 mV -24 n.a.
Zero-Vth
tran-
sistor,
Q = 10
- No 0.14
With zero-Vth
[79]
915
0.13
µm
50 - ∞ 1 V -32 n.a.
Zero-Vth
tran-
sistor,
air-core
inductor
with
Q >= 50
- No 0.072
With zero-Vth
[2]
798
0.18
µm
6 150 mV ∞ 1 V -26.5 n.a.
Zero-Vth
tran-
sistor,
Q = 10
- No 0.016
Vth cancel-
lation by
auxiliary
rectifiers [30]
433
0.18
µm
4 - 1MΩ 800 mV -20 7.5% -
during
start-up
No 0.015
Floating gate
transistors
[55]
910
0.25
µm
36 256 mV a 1.32MΩ 1 V -18 15% Q = 6.4 in house No 0.4
Tunable
Vth, this work
570
0.18
µm
8 140 mV 500kΩ 460 mV -27 b 22% b Q = 10 in house Yes 0.47
Cross-
coupled
Cross-coupled
with self bias
[53]
953
0.18
µm
1 475a 100kΩ 720 mV -16.0 40% Q = 14
during
start-up
No 0.017
Cross-coupled
with custom
antenna [103]
868 90 nm 5 - 1M Ω 1 V -23 19%
non-50 Ω
antenna
during
start-up
No 0.029
Dual-path
with low-Vth
transistor [64]
900 65 nm 5 300 mV a 147kΩ 1 V -16.4 36.5%
Low-Vth
transistor
during
start-up
No 0.048
With feed-
back diodes
for leakage
reduction[5]
433
0.18
µm
1 - 100kΩ 1 V -19.2 86%
Q = 25 to
35
during
start-up
No 0.0084
Addi-
tional
tech
With in-
ductive
antenna[46]
2400 65 nm 5 - 1.8M Ω 1.6 V -34.5 n.a.
Q = 120
inductive
antenna
and
wake-up
circuits
during
start-up
No 0.5
With boost
converter
[113]
900
0.18
µm
1 - 3M Ω 1 V -26 60%
followed
by
booster
converter
during
start-up
No -
a Vturn−on to achieve the specified Vout with given load RL. In these references, passive input voltage boosting was used in the
impedance matching network. The input voltage seen at the rectifer was calculated assuming perfect matching.
b Based on the measured Vturn−on of 140 mV by using a Q = 10 matching network in the simulation.
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CHAPTER 6
EXPLORATION OF THE TUNABLE DIODES USED IN CROSS-COUPLED
RECTIFIERS
In the previous chapter, we have compared the performance of the Dickson
tunable-Vth rectifier with the prior works. From the comparison we can observe
that generally Dickson architectures offer smaller Vin,peak and better sensitivity,
whereas cross-couple architectures demonstrate higher PCEs. Cross-coupled
architectures usually utilize regular MOS transistors with about 0.5 V threshold
voltages. The cross-coupled circuits can shift the diode IV curve dynamically,
reducing Vdrop in the positive cycle and suppressing the leakage current in the
negative cycle, both leading to a higher PCE. However the turn-on voltage of
the cross-coupled rectifier is still limited by Vth, meaning a higher than 0.5 V
Vin,peak is required at the input of the rectifier to power up the system, causing
the worse sensitivity.
So is there a rectifier design that can achieve good PCE without hurting the
sensitivity? To answer this question, we explore the utilization of tunable diodes
in cross-coupled rectifiers, because they can improve the sensitivity without the
need for special zero-Vth or low-Vth transistors.
6.1 Design of cross-coupled rectifiers using tunable diodes
In this section, we will discuss the design trade-offs for the cross-coupled rec-
tifiers using tunable diodes. The conventional cross-coupled rectifiers using
foundry provided transistors are also implemented for performance compari-
son. The schematics of a single stage of the fully cross-coupled design is shown
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in Fig.6.1 [53, 5].
Figure 6.1: Schematic of a single stage for the cross-coupled rectifier. Cited from
[5].
A 3-stage tunable cross-coupled rectifier was implemented, in which the
transistors M1-4 in 6.1 are replaced by tunable diodes. Unlike Dickson type
rectifiers where the PCE increases with stage numbers N for small N, and only
starts to decrease when the N is bigger than 10. In cross-coupled designs, PCE
decreases with increasing stage numbers, even if there are only 3 stages [53].
Therefore ideally we would want to use single-stage designs. However there is
a trade-off between sensitivity, PCE and Vout in the selection of the stage number
N. In tunable rectifiers, the improved sensitivity comes from lower Vin,peak (given
the same rectifier input impedance). But the biggest DC output voltage Vout is
2 ∗ Vin,peak per stage ( this is an over-estimate which doesn’t consider leakage or
output current to the load). When Vin,peak is lower than 200 mV (correspond to
-24 dBm sensitivity), a single stage cannot provide > 0.5 V ouput voltage. A
stage number of 3 is chosen here as a compromise to provide sufficient Vout to
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the load.
For the conventional cross-coupled rectifier, a single-stage one was imple-
mented for better PCE. The component parameters used in the rectifier designs
are summarized in Table.6.1. An output load RL = 100kΩ was used for both
designs.
Table 6.1: Parameters for the conventional and the tunable cross-coupled recti-
fiers
Parameter Name Conventional Tunable
Cc 550 fF
CL 1.13 pF
Tranasistor L 180 nm 425 nm
NMOS W 3.6 µm
PMOS W 18 µm
Cd - 10 pF
∆Vth for NMOS - 0.3 V
∆Vth for PMOS - -0.4 V
In [5], the reported about 80% PCE only considered the rectifier assuming
perfect impedance matching. Yet in reality there are more complications. First
of all, the input impedance of a rectifier changes with input power level. It is
challenging to achieve perfect matching over the entire input power range, un-
less a variable-Q matching network is implemented. The variable-Q matching
network can be an array of different Q elements that are switched in and out in
a programmable way at different input levels. But this adds to the design com-
plexity and cost. Besides, the input resistance of the conventional rectifier varies
from 33k to 64k Omega, which requires a Q value of 25 to 35, which is difficult to
get on-chip. To take into consideration the above factors, a matching network
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with a fixed Q of 15 was implemented in the rectifier and matching co-design.
The total PCE, as well as matching efficiency and the rectifier PCE are studied
for comparison.
6.2 Performance comparison
The simulated DC output voltages Vout as a function of Vin,peak for the 1-stage
conventional rectifier (blue line) and the 3-stage cross-coupled rectifier (red line)
based on tunable diodes are depicted in Fig.6.2. As can been seen, the tunable
rectifier shows a lower Vin,peak than the conventional one, because of the reduced
Vth from compensation by P/E. To achieve Vout = 400mV , the lowest Vin,peak for
the tunable and the conventional rectifiers are 300 mV and 600 mV, respectively.
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Figure 6.2: Simulated DC output voltage Vout as a function of Vin,peak for the 1-
stage conventional rectifier (blue line) and the 3-stage cross-coupled rectifier
(red line) based on tunable diodes.
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Figure 6.3: Total PCE and its components as a function of input power, for the
1-stage conventional rectifier (blue line) and the 3-stage cross-coupled rectifier
(red line) based on tunable diodes. The solid line with circular markers, the
dashed line and the dash-dot line represent the total PCE of the system, the
PCE in the matching network and that in the rectifier.
The total PCE and its components as a function of input power are plotted
in Fig.6.3, for the 1-stage conventional rectifier (blue line) and the 3-stage cross-
coupled rectifier (red line) based on tunable diodes. Here, the solid line with
circular markers, the dashed line and the dash-dot line represent the total PCE
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of the system, the PCE in the matching network and that in the rectifier. For
the tunable rectifier, the input resistance range is from 6k to 11.5 kΩ, which re-
quires about 10 to 15 Q value. This Q value range is feasible for on-chip circuits
which gives rise to a better efficiency in the matching network. For the conven-
tional rectifier, peak total PCE of 40% is achieved at -21 dBm sensitivity. For the
tunable rectifier, peak total PCE of 40% is achieved at -24 dBm sensitivity.
-40 -35 -30 -25 -20 -15
Pin,rec (dBm)
0
200
400
600
800
1000
V
o
u
t 
(m
V)
Conventional
tunable
Figure 6.4: Simulated DC output voltage Vout as a function of the input power
for the 1-stage conventional rectifier (blue line) and the 3-stage cross-coupled
rectifier (red line) based on tunable diodes.
Figure 6.4 demonstrates the simulated DC output voltage Vout as a function
of the input power for the 1-stage conventional rectifier (blue line) and the 3-
stage cross-coupled rectifier (red line) based on tunable diodes. Generally the
tunable rectifier provides better sensitivity for lower Vout. The improvement
in the sensitivity from the tunable structure becomes marginal when the input
power level is high. At -24 dBm sensitivity, the tunable rectifier provides about
400 mV output for 4µ A current. In contrast, the conventional one provides
59
about 200 mV output for 2µ A at the same input power level. The trend in the
Vin,peak versus Vout plot is different from that in the Pin,rec versus Vout plot because
the input power also depends on the input impedance, which varies with the
power level.
6.3 Summary
The trade-offs in the design of cross-coupled rectifiers using tunable threshold
diodes are summarized as below:
(1) For the same Vin,peak, we need to increase stage number for higher Vout. But
PCE decreases with more stages.
(2) Big input impedance of the rectifier is needed for passive input voltage
boosting in the matching. The input impedance decreases with stage numbers
(because the stages are in parallel).
(3) To achieve the same input impedance, we need to increase transis-
tor length, which costs more area and more charging time. And the input
impedance can only be increased to a certain extent.
In the simulation in this dissertation, a 3 dB improvement in the sensitivity
can be achieved by the tunable cross-coupled rectifier over the conventional one,
with comparable PCE values. In order to design a RF-to-DC rectifier with even
better sensitivity and PCE, a more complete study that includes the antenna,
matching network and rectifier co-design is required. The design may need
to go through a couple rounds of iterations and simulations to obtain the best
performance.
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CHAPTER 7
VARIABILITY IN ENTERIC NEURAL RECORDING: SOURCE AND
RESOLUTIONS
7.1 Introduction to the Enteric nervous system and its variabil-
ity
Enteric nervous system (ENS) is composed of 200-600 million neurons found
in the gastrointestinal tract and plays a vital role in upholding gut functions of
motility, epithelial secretion, and intestinal barrier [97, 28]. Disruption of ENS
can cause Crohns disease, diabetes [118], irritable bowel disease (IBD) [105],
and ulcerative colitis [8]. Different from those in the central nervous system
(CNS), which is situated in the largely stationary brain, neural signals in the
ENS are coupled to gut motility and peristalsis, interacting with gastrointesti-
nal endocrine cells [107] and intestinal longitudinal muscles [111, 42]. These
movements not only alter neural activities, but also cause electrode drift during
recordings. Activities of the ENS is also influenced by the immune system via
cytokines and mast cell tryptase [20, 62]. Furthermore, the ENS consists of var-
ious types of enteric neurons embedded in dense mesh-like 2-D ganglia, called
myenteric and submucosal plexuses, and hence an extracellular electrode will
pick up signals from an ensemble of heterogeneous neurons with different ac-
tion potential waveforms. These factors render ENS recordings large waveform
variability, which is compounded by the lack of knowledge of the ENS. To reli-
ably interpreting the ENS extracellular action potential (EAP) recording, a spike
classification method with high nonstationary tolerance is needed.
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7.2 Prior works in spike classification for Enteric neural record-
ing
The recent decade has seen enormous progress in spike recognition and classi-
fication methods for CNS. Such methods typically include three steps: (1) de-
tection of candidate spikes, (2) waveform feature extraction, and (3) clustering
of spikes. Different combinations of feature extraction, e.g. principle compo-
nent analysis (PCA) [3],wavelet transform [90] and first and second derivative
extrema (FSDE) [83], and clustering, e.g. k-means [16], superparamagnetic [90]
and hierachical adaptive means (HAM) [83], have been proposed for better ac-
curacy. Overlapping spikes can be handled by either iteration and subtraction
[59, 121, 87, 86, 24] or independent component analysis [109, 108, 44]. Most
of these methods are off-line, requiring the collection of all spikes before run-
ning the analysis, unsuitable for real-time closed-loop applications. Addition-
ally, these methods require off-chip processing due to the high computational
cost, limited by the stringent power density on chip for safe neural implants
[48].
A special case of the spike classfication method for CNS that can be done
in real-time is the template matching (TM) method, which uses the waveform
in time domain directly in contrast to the extracted feature. TM compares each
candidate spike to the template library and makes assignment by the largest
similarity. The template library must be formulated in advance by feature ex-
traction and clustering either from the initialization phase of the same exper-
iment [75] or from earlier experiments. The key step in TM is the similarity
calculation, for which Euclidean distance [94, 47] and cross correlation [48] are
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most widely used. Both similarity calculations can be implemented in neural
implant with real-time, low-power on-chip processing to render a reduced data
transmission rate [63, 93, 115].
While many of these spike classification methods are used in CNS, they can-
not be used as effectively in ENS. Minimal waveform variability in phase, du-
ration and magnitude was often assumed, which is invalid due to electrode
drift and non-stationary waveforms [7]. Electrode drift is caused by the neuron
movement relative to the recording electrode, as well as the change in the elec-
trolytic property of the biological environment [89]. Non-stationary waveforms
refer to the change of the spike shape over time [116]. In CNS, Such variability
problems have been investigated previously by modeling the source neurons as
a mixture of Gaussians. Bayesian clustering [7] was employed to calculate the
candidate clusters in short-time frames, and the transition probabilities among
each cluster mixture determine the cluster choice as the maximum-a-posteriori
solution. Simplification based on Kalmann filtering [13] can be utilized to en-
hance efficiency. Bayesian optimal TM [25] was also suggested for online appli-
cations. However, the main focus of these methods was on the variability of the
spike magnitude caused by the movement of the cluster centers, but not on the
time course, which proves critical for ENS EAP recordings due to large colony
motility [111] in the complex environment.
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7.3 Proposed new classification method for neural recording
with large variability
Here we propose dynamic time warping (DTW) as a similarity measure with
high tolerance to the spike variability in both magnitude and time. DTW has
proven to be very effective in speech recognition under source and ambient
variations [122] and ECG profile characterization [40], which are similar to the
ENS EAP analysis at hand. We established a fastDTW method with automatic
thresholding for ENS recordings with large spike variability for real-time appli-
cations. During the similarity calculation, we have also implemented adaptive
temporal gridding [96] with linear complexity. The performance of fastDTW is
first evaluated on synthesized ENS EAP data at various noise levels, showing
remarkable enhancement in accuracy and computational complexity in compar-
ison to cross-correlation based TM (CCTM) and PCA + k-means clustering with-
out time warping. To demonstrate the manner and degree how our fastDTW
method can impact neural recording, experimental EAP of the mouse enteric
neurons under different stimuli are analyzed, where our fastDTW method was
able to successfully classify biphasic and monophasic spikes when the wave-
form variability is more than millisecond in width and millivolt in magnitude.
In addition to more precise spike counting than the TM method, fastDTW also
directly provides specific waveform parameters with associated changes in time
for further statistical processing and behavior recognition.
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CHAPTER 8
FAST DYNAMIC TIME WARPING SPIKE CLASSIFICATION
ALGORITHM: METHOD AND PERFORMANCE
8.1 introduction
This chapter describes the proposed fastDTW algorithm for spike classification
in high noise and high variability environment. Sections 8.2.1 and 8.2.2 intro-
duce the theory and procedures of fastDTW algorithm. Section (8.3.1) estab-
lishes the accuracy benchmark for spikes classification algorithms. The perfor-
mance of fastDTW is then analyzed in details in terms of classification accuracy
and computational complexity in Section (8.3).
8.2 fastDTW algorithm
The procedures to perform fastDTW classification is described in this section.
We will first introduce dynamic time warping (DTW) as a similarity measure
with high tolerance to the spike variability. Automatic thresholding and fast-
DTW are then added to enhance real-time performance and to complete the
algorithm.
8.2.1 DTW in similarity calculation
We will show how DTW can be effectively and efficiently employed for similar-
ity calculation in the neural spike classification algorithm when large variability
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Figure 8.1: Similarity calculation using direct DTW. (a)(b): Template (blue solid
lines) and candidate spike (blue dash dot lines) with the matched points con-
nected by red dashed lines. (c)(d): Similarity matrices with the minimum-
distance warping paths (red) for the spikes in (a) and (b).
is expected.
Let X denote the time series of the spike template with length n, and Y de-
note the time series of the candidate spike segment with length m (X and Y are
normalized in magnitude before similarity calculation):
X = x1, x2, ..., xi, ...xn (8.1)
Y = y1, y2, ..., y j, ...ym (8.2)
where i, j are time indexes of the series X and Y , respectively.
The similarity matrix [a]nm is constructed where each element is the normal-
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ized Euclidean distance between a pair of points in series X and Y :
ai j = d(xi, y j) =
|xi − y j|
m + n
(8.3)
A warp path P is defined on the similarity matrix [a]nm
P = p1, p2, ..., pk, ..., pl (8.4)
where l is the length of the warp path and the kth element of the warp path is
pk = (i, j) (8.5)
The warp path starts at p1 = (1, 1), and ends at pl = (n,m), with the time
indexes increasing monotonically:
pk = (i, j), pk+1 = (i′, j′) i ≤ i′ ≤ i + 1 j ≤ j′ ≤ j + 1 (8.6)
The minimum-distance warp path P is then found, with a cumulative dis-
tance of:
d(P) = a11 +
K−1∑
k=1
d(pk, pk+1) =
∑
pk=(i, j)∈P
ai j (8.7)
The minimum-distance warp path P in Eq.8.7 is usually obtained by dy-
namic programming:
D(i, j) = ai j + min (D(i, j − 1),D(i − 1, j − 1),D(i − 1, j)) (8.8)
The minimum d(P) is between 0 and 1, which is used as an indicator of the
similarity ξ bettwen the template and the candidate spike :
ξ = 1 − d(P) (8.9)
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Based on the minimum-distance warp path P, a new time series Y ′ with
length n can be created, which is the candidate spike time warped (TW) to the
template:
Y ′ = ys1 , ys2 , ..., ysh , ..., ysn (8.10)
The time index sh of the time warped candidate spike Y ′ is the 2nd coordinate
of the points on P, when the 1st coordinates go from 1 to n:
S = s1, s2, ..., sh, ..., sn, (h, sh) ∈ P, h = 1, 2, ..., n (8.11)
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Figure 8.2: FastDTW expedites direct DTW to linear time complexity. At each
resolution stage, the optimal warping path is found in a window (colored
square) containing the lower resolution warping path (red solid line).
Figure 8.1 shows an example of the similarity calculated with DTW. The can-
didate in Fig. 8.1(a) is the template parallel-shifted by 25% of the segment width.
If we denote the segment width to be 360◦ in phase, a 25% shift corrsponds to
a 90◦ phase shift. The candidate spike in Fig. 8.1(b) is the template scaled to
half the duration.The similarity matrices are plotted in Figs. 8.1(c)(d), respec-
tively. Darker color indicates a larger Euclidean distance and less similarity.
The minimum-distance warp path P is plotted in a red line on top of the simi-
larity matrix. P consists of two parts: the distance from the waveform similarity
independent of the warping in time domain, and the distance from spike mis-
alignment, stretching or shrinking. The similarities ξ in Figs. 8.1(a)(b) are 0.945
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and 0.95, respectively, very close to 1 for exact matching. The matched pairs of
points in the template and the candidate spike are connected by red dash lines.
DTW in Eq. 8.8 has a complexity of O(N2), where N is the size of the input se-
ries. In order to expedite the algorithm, we adopted fastDTW in our work ([96])
with a linear complexity O(N). FastDTW accelerates DTW by coarsening and
refinement, as demonstrated in Fig. 8.2. P is first found in the lowest resolution
by coarsening the two input series. The path searching returns to high resolu-
tion by refining the area containing the present path in a quad-tree manner. The
search continues until the original series resolution is reached.
8.2.2 Overview of the fastDTW method with automatic thresh-
olding
Now that we have introduced DTW as the similarity measure with high tol-
erance to variabilities, we continue to present the fastDTW algorithm for real-
time neural spike classification. The fastDTW algorithm has three main parts
as shown in Fig. 8.3: pre-processing for one time before each recording setup,
spike candidate detection, and spike classification by fastDTW as a similarity
measure. The latter two steps can be pipelined to decrease the overall compu-
tational time.
Pre-processing
First, the recorded data are passed through a bandpass filter from 1 Hz to 30
kHz in Fig. 8.3(a) to remove the slow voltage drift and high frequency noise.
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Figure 8.3: Flow chart of fastDTW with automatic threshold decision. (a) Band-
passed data of EAP. (b) Low-passed (100Hz) waveforms (blue) on top of the
raw signal (grey) with the local maxima (red) detected as candidate spikes. (c)
Magnitude distribution of candidate spikes, with a threshold determined as the
local minimum to the right of the largest maximum. (d) Spike template used
in classification. With no available templates (middle left), the estimated spike
templates (red) are obtained by averaging the candidate spikes (grey) above
the threshold in the first few time bins during initialization. (e) The similari-
ties between the candidate spikes and the template are calculated by fastDTW.
(f) The automatic similarity threshold is determined in the same way as in (c).
Candidate spikes with larger similarity than the threshold are assigned to the
template group. (g) A new averaged spike waveform is calculated from the
classified spikes in the time bin, which can modify the previous spike template
adaptively to account for the continuously slow change.
Then the filtered data is cut into short time bins to collect statistics for further
automated processing. The bin size needs to be sufficiently large to expect to
encompass more than 10 spikes under stimulation for better statistical collection
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and automated decision making. Although the choice of bin location and size
can readily be adaptive, we have used a fixed size of 250 ms for the synthesized
data, and 500 ms for the experimental data for simplicity in this work. Different
bin size can also be chosen depending on the application. The spikes in each
time bin will then be detected and classified.
Spike candidate detection
The candidate spikes in each time bin are detected by automatic threshold-
ing. The threshold is determined by the statistics of local maxima. The mag-
nitude distribution of the local maxima is extracted for its probability density
in Fig. 8.3(c). The largest maximum of the estimated probability is most likely
due to noise, while the other maxima by actual EAP ([48]). The threshold is
determined automatically by locating the first minimum to the right of the first
maximum.
Candidate spikes with peak magnitude larger than the threshold are saved
in segments, with the segment width that is larger than but close to the an-
ticipated spike duration. If the spike duration cannot be easily estimated be-
forehand, or the duration varies significantly over time, multiple segments with
different widths covering the duration range are saved for each spike candidate.
Although the peak location of the candidate spike is estimated in the thresh-
old determination procedure, the candidate spike can still have temporal mis-
alignment with the template. In conventional TM where cross-correlation or
sum of Euclidean distance is used as the similarity measure, either peak align-
ment or a sliding window scheme needs to be applied according to the mis-
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alignment tolerance. Accurate peak alignment to the template usually requires
up-sampling ([94]), and is difficult in many situations. For example, if the spikes
are aligned to the peak with the largest absolute value, biphasic spikes that have
similar magnitudes for the positive and negative peaks can be easily misaligned.
”Sliding window” saves multiple shifted versions of each candidate spike with
equal width. Spike recognition is then performed on the multiple segments for
each candidate. In our fastDTW method, which can tolerate large duration and
alignment variation, omission of peak alignment or ”sliding window” greatly
reduces the computational complexity.
Spike classification
When no spike template is available, the template estimator first calculates the
averaged spike waveform in the first few time bins from the saved spike candi-
dates by taking the median of the spikes (Fig. 8.3(d)). The estimated templates
are used to start the algorithm and are modified adaptively to deal with the
evolution of spike shapes over time.
When the spike templates are known from cellular model construction
([26]) or feature extraction and clustering in earlier experiments, the candidate
spikes in the time bins can be classified by similarity directly using fastDTW
(Fig. 8.3(e)). The similarity distribution is formed with the probability density
estimator and the similarity threshold (Fig. 8.3(f)) is automatically determined
in the same way as the spike magnitude threshold. Spike candidates with simi-
larities above the similarity threshold to a template are classified to that group,
and the rest are further checked by other templates or are discarded. With the
classified spikes in the time bin, the template estimator can iteratively modify
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the template by learning over time (Fig. 8.3(g)). The classification process is
repeated for all templates and then proceeds to the next time bin. If a spike can-
didate is recognized by more than one template group, it should be classified to
the group with highest similarity.
A hard threshold of similarity can be alternatively set for each template to
reduce the false positive rate as well. If the automatic similarity threshold by
statistics is smaller than the hard threshold, the similarity threshold is forced to
the hard threshold. In conventional TM method, the choice of the hard thresh-
old greatly influence the accuracy. In contrast, fastDTW has high tolerance to
the threshold variation and in most case the automatic similarity threshold is
sufficient without the need for a hard threshold. Our proposed fastDTW algo-
rithm is thus fully automatic, suitable for experimental recordings with pixel-
array recording sites ([23, 44, 43]), where manual intervention of the threshold
for each pixel would be impractical.
8.3 Performance analysis
To evaluate the effectiveness of the proposed fastDTW algorithm, its accuracy
and complexity were compared with conventional template-matching method
based on cross-correlation (CCTM) and PCA + k-means clustering methods
with and without time warping. The results of CCTM and PCA + k-means
clustering methods were implemented and reproduced for the comparison.
CCTM follows the same procedure in Section 8.2.2 except that cross-
correlation in Eq.8.12 is used as the similarity measure instead of DTW. For each
candidate spike, CCTM runs on 3 segment widths. At each segment width, slid-
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ing window of 10 shifted segments is employed.
ξ =
n∑
i=1
(xi − x¯)(yi − y¯) (8.12)
For PCA + k-means clustering, all candidate spikes in the whole record-
ing are collected, aligned to the largest peak and segmented before processing.
Spike detection is done in a similar manner as described in Section8.2.2. Can-
didate spike segments with or without TW are used as inputs of PCA. With
TW, each candidate spike is time warped to the the most similar template using
DTW before running PCA. The minimum distance warping path P between the
candidate spike and the template is found as described in Section 8.2.1, and the
candidate spike is time warped using Eqs.8.10 and 8.11. The principle compo-
nents are then utilized for k-means clustering.
The accuracy and complexity analysis of different methods are presented in
Section (8.3.1) and (8.3.2).
8.3.1 Accuracy analysis
Accuracy is one of the most important metrics of a classification algorithm. Sec-
tion (8.3.1) introduces the synthesized ENS recordings for accuracy benchmark
with known ground truth. Section (8.3.1) compares fastDTW and CCTM in their
abilities to deal with spike mis-alignment and spike duration variations in sim-
ilarity calculation. Section (8.3.1) shows the accuracy comparison of differerent
methods on the synthesized recordings.
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Accuracy benchmark on synthesized EAP recording
Synthesized ENS EAP recordings are used for accuracy benchmark of different
algorithms. The recording is synthesized as the sum of known EAP waveforms
and white noises. Two spike waveforms are used in the simulation: biphasic
and monophasic (Fig.8.4), which had been observed in ENS EAP experiements
([102, 18, 78]). The duration of the synthesized spikes follows Gaussion distri-
bution with 1 ms mean and different variances are applied to mimic the du-
ration variation in ENS. Each recording contains 100 biphasic spikes and 100
monophasic spikes at random firing time (spacing larger than the refractory pe-
riod of 3 ms) at signal-to-noise ratios (SNR) from 10 to 3.
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Figure 8.4: EAP waveforms of (a) the biphasic and (b) the monophasic spikes
The accuracy of the methods are evaluated by the true positive rates (RTP)
and the sum of false positive (FP) and false negative (FN) at different noise
levels. When the method reports a spike of certain template group and the spike
truly belongs to that group, a TP is recorded. Otherwise the reported spike is a
FP. When a spike in the synthesized data is not reported by the method, a FN is
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recorded.
RTP =
number of TP spikes
total number of spikes in the recording
(8.13)
RTP is between 0 and 1, when 1 represents all spikes being correctly classified
by the method. There are two sources for FP spikes: by the background noise
mistaken as a spike, and by misclassification to the wrong template group. An
accurate method provides a high RTP and a small sum of FP and FN (FP+FN).
Spike alignment and duration variation on similarity
The effect of timing variability on similarity calculation and the resulting spike
recognition ability is compared between fastDTW and CCTM. Two spike tem-
plates of biphasic and monophasic waveforms are adopted in the synthesized
recording (Fig. 8.4). The candidate spike segments are of the same waveforms,
either shifted to mimic the misalignment, or shrunk or expanded to mimic the
duration variation (similar to Fig. 8.1).
In order to achieve correct spike recognition, the similarity between the can-
didate spike and the true template group must be larger than the similarity
threshold, and the similarity with all other groups should be smaller than the
threshold. In the ideal case without noise, the minimum similarity threshold for
correct spike discrimination is 0.95 for fastDTW and 0.82 for CCTM (Fig. 8.5).
The similarity is a function of the spike misalignment, as calcualalted by
fastDTW (Fig. 8.5(a) top) and by CCTM (Fig. 8.5(b) top). Using the similarity
threshold criteria, fastDTW can correctly detect and discriminate both wave-
forms in a 201◦ window out of 360◦ for misalignment. In contrast, CCTM only
allows a 18◦ window. In other words, at most 2 shifted segments are needed
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Figure 8.5: Comparison of fastDTW and CCTM in similarity calculation: (a)
Similarity calculated by fastDTW with spike misalignment (top) and duration
variation (bottom). (b) Similarity calculated by CCTM with spike misalignment
(top) and duration variation (bottom). BP stands for biphasic, and MP stands
for monophasic. The grey lines represent the minimal similarity threshold that
ensures no misclassification in the ideal case without noise.
(and in many situations one segment works reasonably well) for each candidate
spike by fastDTW, in comparison to 20 segments by CCTM. Because of the toler-
ance to misalignment, fastDTW is expected to have less computational cost than
the CCTM to achieve the same classification accuracy, by avoiding repetitions
on shifted segments.
The similarity is also a function of the spike duration variation, as calculated
by fastDTW (Fig. 8.5(a) bottom) and by CCTM (Fig. 8.5(b) bottom). FastDTW
can detect and discriminate the biphasic and monophasic spikes accurately in
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mosy duration variation from 0.5 ms to about 1.45 ms. In comparison, CCTM
can only tolerate the duration variation of about 0.2 ms for monophasic spikes
and 0.12 ms for biphasic spikes. As a result, CCTM will need to run on more
than 6 segment widths for the duration variation between 0.5 and 1.5 ms so as
to achieve same accuracy as fastDTW.
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Figure 8.6: RTP (a) and FP + FN (b) as a function of SNR by different methods.
For fastDTW and CCTM, the similarity threshold is chosen to minimize the FP
+ FN. Spike duration ∝ norm(1,0.3) (Gaussian distribution) in the synthesized
recording.
The accuracy of fastDTW is compared with those of CCTM and PCA + k-
means clustering with and without TW as described in Section 8.3.1. The accu-
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racy as a function of SNR is ploted in Fig. 8.6. FastDTW has a RTP only slightly
smaller than PCA + k-means clustering with TW, which is an off-line method
requiring data collection of all spikes before processing. Among these methods,
fastDTW shows the smallest FP + FN at all noise levels.
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Figure 8.7: Classified spikes projected to the plane of the first two principle
components, by PCA + k-means clustering with and without TW, at SNR=10 (a)
and SNR=3 (b). Spike duration ∝ norm(1,0.6) in the synthesized recording.
Fig. 8.7 demonstrates how time warping of candidate spikes increases the
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accuracy of PCA + k-means method at two noise levels SNR=10, and 3. The can-
didate spikes assigned to Cluster 1 (monophasic) and 2 (biphasic) are plotted in
blue and red, respectively. Without TW, it’s difficult to separate the two clusters
even at SNR=10 because the shapes are non-Gaussian due to spike waveform
variability (Fig. 8.7(a) left). The estimation of cluster centroids is rather hard
and about 50% of biphasic spikes are misclassified as monophasic. The average
waveforms of the true and misclassified spikes can be found in Supplementary
Material. With TW, both RTP and the FP + FN improved noticeably with clearly
separable clusters (Fig.8.7(a) right). Most of the misclassified spikes are out-
liers far away from the cluster centroids, which may be removed by applying
constraints on the largest distance to the centroids to reduce FP. At SNR=3, the
clusters are further corruped by noise (Fig. 8.7(b) left). However TW is still able
to improve the accuracy of PCA + k-means clustering.
The waveform dependency of accuracy by different methods is depicted in
Fig. 8.8. Using highly waveform dependent method, the classification of one (or
a few) cluster(s) can have many errors, even the overall FP+FN is low. The vari-
ation of accuracy with different template waveforms by fastDTW is the small-
est. With fastDTW, the biphasic spikes demonstrate slightly higher RTP than the
monophasic spikes ([76]).
The influence of the similarity hard threshold on accuracy is investigated for
fastDTW and CCTM (Fig. 8.9). As described in Section 8.2.2, besides the auto-
matically determined similarity threshold by statistics Thauto, a hard threshold
Thhard can be alternatively set to reduce the FP rate. If Thauto is smaller than
Thhard, the similarity threshold Thsim is forced to the Thhard in Eq.(8.14).
Thsim = max(Thauto,Thhard) (8.14)
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The relative hard threshold is defined in Eq. (8.15).
relative hard threshold =
Thhard − Thhard,min
Thhard,max − Thhard,min
(8.15)
Where Thhard,max and Thhard,min are as follows.
Thhard,max = min[Thhard : TP→ 0] (8.16)
Thhard,min = max[Thhard : FP→ FPmax] (8.17)
When Thhard is as high as TRhard,max, no spike is classified to the template
group and the relative hard threshold is 1. When Thhard is TRhard,min, FP is
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sized recording.
the largest and the relative hard threshold is 0. Thhard,max and Thhard,min
are determined by sweeping Thhard.
RTP (FP + FN) decreases (increases) more slowly with increasing relative
hard threshold by fastDTW than by CCTM. The accuracy is less sensitive to
the change of the relative hard threshold by fastDTW . Even if it goes to zero,
fastDTW still gives a RTP of about 0.92 (0.8) and a FP + FN of about 20 (100) at
SNR=10 (SNR=3). In other words, when fastDTW is used, TRauto is sufficient
to reject most false spikes, with no need to choose an optimized hard thresh-
old. FastDTW is thus fully automatic, suitable for experimental recordings with
pixel-array recording sites ( [23, 44, 43]), where setting Thhard manually for
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each pixel would be impractical.
8.3.2 Computational complexity
The computational complexity is important to realize on-chip spike classifica-
tion due to the stringent constraints on power, bandwidth and area. The com-
putational complexity of fastDTW is compared with those of CCTM and PCA +
k-means clustering in Table 8.1. The computational complexity is defined as the
number of operations performed by the algorithm (eg. addition, multiplication)
([101]), where each operation takes a fixed amount of time to perform. PCA can
be transformed to a problem of singular-value decomposition (SVD) of a matrix
([39]). The complexity of k-means clustering is estimated assuming Lloyds al-
gorithm ([61]) which runs iteratively for the local optimum. For fastDTW and
CCTM, the complexity is estimated on the similarity calculation, because other
steps of the algorithm run only once for the whole time bin.
The actual running time is subject to the hardware platform and different
schemes have been introduced to determine a single complexity figure-of-merit
(CFOM). For example, [31] and [82] define CFOM as the sum of the number of
additions and ten times the number of multiplications. Here we assume ARM
Cortex M4 as the hardware platform and define CFOM as the weighted sum
of operation numbers, where the weight is the number of clock cycles for each
operation:
CFOM = Naddition + Nmultiplication + Nshi f t + Ncondition + 10Ndivision + 14NsquareRoot (8.18)
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Figure 8.10 demonstrates the trade-off between the error rates and CFOM.
The value of the variables are shown in Table 8.2. It can be clearly seen fastDTW
offers the lowest error rate with a very small complexity ( 3000 clock cycles per
spike). Assuming a micro-controller frequency of 10 MHz, each spike is classi-
fied within 0.3 ms, making fastDTW a real-time method. Assuming 100 record-
ing channels, each with a firing rate of 20 Hz, this corresponds to 6 MIPS and
2 µW/recording channel in power consumption (ARM Cortex M4 consumes 33
µW/MHz).
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CFOM for different methods. Spike duration ∝ norm(1,0.3) in the synthesized
recording.
Furthermore, as can be seen in Table 8.1, fastDTW only requires addition,
condition and right/left shift to run, in contrast to PCA + k-means clustering
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requiring multiplication/division and square root. The operations needed by
fastDTW can potentially be implemented more efficiently in hardware (just like
matched filter can be used for CCTM), so that the recording in each channel is
processed in parallel with less than 2 µW/recording channel.
Table 8.1: Complexity per spike of different methods.
Method Conditions Additions Multiplications Divisions shifts Squareroot
PCA+k-
means
w/o TW
kir
2n2 + 2n +
kpir
4n2 + 2n + kpir pir - kir
PCA+k-
means w/
TW
kir + 8kn
2n2 + (8k +
2)n + kpir
4n2 + 2n + kpir pir 8kn kir
FastDTW 8kn 8kn - - 8kn -
CCTM - knm knm - - -
Table 8.2: Variables to estimate the computational complexity.
Variable
Symbol Description Value
n number of samples in each spike 64
k number of templates (clusters) 2
p numebr of features per spike, p ≤ n 3
i
number of iterations to find the local
optimum for k-means clustering 10
r
number of replicates so that the lo-
cal optimum equals to the global op-
timum for k-means clustering
3
m
number of stretched (shrunk) and
shifted segments for each candidate
spike for CCTM
3×10
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CHAPTER 9
EXPERIMENTAL SPIKE CLASSIFICATION BY FASTDTW
In the previous chapter, we introduced fastDTW algorithm and demon-
strated its superiority in classification accuracy and computational complexity.
In this chapter we will apply fastDTW to experimental mouse enteric neural
recordings. The recordings were performed with different stimuli and inhibi-
tions with an emphasis on how variability can be captured in the presence of
high noise level. Enabled by the more precise spike classification by fastDTW,
statistical analysis on the time evolution of waveforms under different condi-
tions were performed for functional study. The experimental setup for EAP
recordings is described in Section (9.1). The experimental recordings and the
classified waveforms were analyzed in Section (9.2). The correlation between
the various nonstationary effects were further discussed in Section(9.3) to shed
light on neural activities in the mouse ENS.
9.1 Experimental methods
We used a non-amperimetric CνMOS sensor ([45]) for the experimental EAP
recording of mouse ENS neurons in the jejunum tissues. As large ambient vari-
ability is expected from motility and frequent vesicle release, CνMOS can use
its control gate to pin the transistor operating point for less waveform distor-
tion and reduce reliance on the large reference electrode which is impractical
for future in vivo monitoring. The operating principle of the CνMOS sensor was
described in the supplementary material. Intestine tissues were harvested from
C57BL/6J mice (Jackson Laboratory) about 20 minitues before the recording.
Longitudinal muscle-myenteric plexus (LMMP) tissue was isolated and kept
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in phosphate buffered saline (PBS) of pH 7.4 at room temperature. A 1mm ×
1mm section of LMMP was placed onto the sensing electrode chip with 200µm ×
200µm gold electrodes, which was secured by a 3D-printed fluidic well of epoxy.
The electrode chip was wire-bonded to the sensing gate of the CνMOS sensor as
in Fig. 9.1. The neural activities were then captured by the output drain current
of CνMOS. A Keithley 2400 was used to set the transistor operating point. The
drain current was converted to voltage by the transimpedance amplifier (TIA)
(Stanford Research System SR570, CA, USA) with a sensitivity of 100 µA/V and
a band-pass filtering from 1 Hz to 300 kHz. The TIA output was collected on the
computer through a data acquisition test board (NI BNC 2110 and NI USB 6259).
The tissue was chemically (300mM KCl) or mechanically (tweezers stretching)
stimulated to induce action potentials. To verify the action potential signal ori-
gin, the LMMP neural signal was later suppressed through the addition of 1mM
tetrodotoxin (TTX).
L K+ Na+
CJM
CFM L K+ Na+
g
J
Cox
VM
VJ
a b c
  CvMOS
electrodeAH neuron
 S neuron
Figure 9.1: (a) Morphology of the neurons in mouse ENS. (b) A two-
compartment circuit model of the neuron and CνMOS sensor interface. (c) A
picture of the CνMOS sensor (the small chip on glass), and the electrode chip
(the large chip with the fluidic well) used for the EAP recording.
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9.2 Variable spike waveforms of experiment data
Mouse ENS EAP recording with high variability from cellular motility and vesi-
cle release was performed on a non-amperimetric CνMOS sensor with stablized
biasing [45] and analyzed by fastDTW and CCTM. The segment width is chosen
to be 6.4ms to allow for large variation in spike widths. The time bin to learn
the average spike templates in the initialization phase is 1s and is changed to
0.5s in the later classification phase.
Two major spike waveforms were recognized: the biphasic (BP) and the
monophasic (MP) spikes. EAP waveforms reflect the time profiles of the to-
tal membrane current as the summation of sodium, potassium, capacitive and
leakage currents ([32]). The magnitude and the time course are further deter-
mined by the neuron type and morphology.
The bandpassed experimental recordings are plotted for mechanical stimu-
lation (Fig. 9.2(a) top), chemical stimulation (Fig. 9.2(b) top), and TTX inhibition
(Fig. 9.2(c) top). Mechanical stimulation by tissue stretching was applied twice
at about 1s and 35s, which mimics stretching by intestinal peristalsis and stimu-
lates serotonin-mediated enteric neuron firing. The peaks with magnitude over
3mV (Fig. 9.2(a) top around 40s) are most likely caused by movements between
tissues and electrodes during the tweezers touching and stretching procedure.
The captured BP and MP spikes are zoomed in during a 0.5s segment under
the mechanical stimulation, which has magnitude below 0.25 mV (Fig. 9.2(d)).
Chemical stimulation and inhibition was performed by KCl (Fig. 9.2(b)) and
TTX (Fig. 9.2(c)) addition about 5 minutes before the recording, limited by dif-
fusion.
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The firing rates sorted by fastDTW over time are shown in Fig. 9.2 2nd row.
The firing rate of BP spikes increased immediately after the mechanical stimu-
lation applied at 35s. Both the BP and MP spikes ebbed away gradually after
90s. The magnitude (Fig. 9.2(a) 4th row) of the captured spikes peaked imme-
diately after 35s, and returned to a smaller value after 50s. This suggests that
mechanical stimulation increased enteric neuron firing, which subsided after a
period. In contrast to the mechanical stimulation, neuronal firing stimulated
by chemical stimulation sustained much longer, and the magnitude remained
almost unchanged. TTX shuts down the sodium channel, and accordingly we
observed the BP spike stopped, followed by the MP spikes (Only first 10s of the
120s long recording shown, no spike was present after the first 10s ).
In comparison with CCTM (Fig. 9.2, 3rd row), fastDTW can not only count
and capture firing more accurately, but also report the waveform evolution over
time. The half-widths of the first and second phases of the BP spikes, and
that of the MP spikes before, during and after the mechanical stimulation at
35s are depicted in Fig.9.3(a). Comparing before and right after stimulation,
the half-width of the 1st phase of the BP spikes increased from about 0.75 ms
to 1 ms. The half-widths of both the 2nd phase of the BP spikes ( 0.71 ms)
and the MP spikes ( 0.53 ms) remained relatively constant. These waveform
features are also demonstrated by the re-aligned median waveforms over time
(Fig. 9.3(b)(c)), with clearly observable variations. For chemical stimulation, the
BP spikes demonstrated a more constant 1st phase half-width of about 1 ms
(Fig. 9.4(a)). The half-width of the 2nd phase of the BP spikes, as well as that of
the MP spikes, decreased gradually from 0.9 ms to 0.63 ms, and from 0.79 ms to
0.6 ms, respectively. The re-aligned waveforms are shown in Figs. 9.4(b)(c).
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Figure 9.2: Bandpassed experimental recording (1st row), firing rate of spikes
classified by fastDTW (2nd row) and by CCTM (3rd row) , averaged spike mag-
nitude (4th row) over time for (a) mechanical stimulation, (b) chemical stimula-
tion, and (c) TTX inhibition. (d) A zoom-in view of the 0.5-second segment un-
der the mechanical stimulation, showing the spike train. Notice that the wave-
form features with magnitude larger than 3mV under mechanical stimulation
around 40 s were not recognized as action potentials, but more likely due to
movement between tissues and electrodes. Due to the large variability in ENS
EAP recording, the robust classification algorithm is very critical, because user
inspection can be misleading.
FastDTW caputures approximately 3 times more spikes than CCTM overall,
which can cause inaccurate interpretation of ENS neural responses. The ad-
ditional spike waveforms associated with larger variability recognized by fast-
DTW provide new insights to understand the ENS. The enhanced accuracy and
efficiency as well as the detailed waveform reports in fastDTW offer a useful tool
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Figure 9.3: (a) The Box-and-whisker plot for the half-widths of the mechanically
induced spikes; The aligned waveforms of (b) MP and (c) BP spikes before, dur-
ing and after the mechanical stimulation. The red lines represent the medium
waveforms. The nonstationary waveform features can be clearly observed.
to study the not-well understood and highly variable ENS from EAP recording.
The experimental data processed by PCA + k-means clustering can be found
in the Supplementary Materials.
9.3 Discission on the nonstationary effects
To illustrate the new analyses enabled by fastDTW, we further studied the corre-
lation between the various nonstationary effects in the mouse ENS experiments.
When the captured spikes are sorted by their firing rate, for both mechanical
and chemical stimulation, the BP spikes have a slightly longer half-width in the
1st phase than in the 2nd phase (Fig. 9.5). An increase of the BP spike half-width
at firing rates above 10 Hz was observed for mechanical stimulation, while the
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BP spike half-width shows no correlation with the firing rate for chemical stim-
ulation. The magnitude of the BP spikes increases with the firing rate for both
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the mechanical and chemical stimulation. This may result from the occurrence
of compound action potentials, when the neuron colony is highly exited. An-
other possibility is that spikes with higher magnitude and hence SNR are easier
to sort out. The MP spikes showed no significant change in the half-width, and
a slight increase of magnitude with the firing rate for mechanical stimulation.
The correlation coefficient between the spike half-width and the correspond-
ing magnitude, and the significant level of the correlation (p value) are listed in
Table 9.1. The correlation coefficients are marked in green for significant cor-
relation, and red otherwise. For mechanically stimulated BP spikes, the spike
half-width is positively related to the corresponding peak magnitude, which is
possibly due to compound action potentials at high firing rate larger than 10
Hz. The BP spikes induced by chemical stimulation showed a slight decrease
in the width with increasing magnitude at higher firing rate, indicated by the
negative correlation coefficient, which has been observed in different neuron
systems ([104]). For MP spikes induced mechanically, no significant correlation
between the half-width and magnitude was found by the large p value, while
the half-width of chemically induced MP spikes is negatively correlated to the
magnitude.
Table 9.1: Correlation between the spike magnitude and half-width for mechan-
ical and chemical stimulation.
Correlation
coefficient
Biphasic spikes Monophasic
spikes number of spikes1st phase 2nd phase
Magnitude,
mechanical
stimulation
0.3564 ( <.00001) 0.2673 (0.0002) 0.1091 (0.1461) n = 190, 179
Magnitude,
chemical
stimulation
-0.4681 (<.00001) -0.2695 (0.0003) -0.2232 (0.0043) n=174, 162
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9.4 Conclusion
We have introduced fastDTW as an automatic spike classification method spe-
cially suited for real-time EAP recording with high waveform variability in time
and magnitude. FastDTW provides improvements in accuracy and computa-
tional cost in comparison with CCTM and PCA + k-means clustering without
time warping. We apply fastDTW to the mouse ENS neurons with high cellular
motility and frequent vesicle release, using the CνMOS sensor with stablized
biasing in response to various stimuli. Biphasic and monophasic spikes are suc-
cessfully recognized when the variability is as large as 1.2 ms in width and a few
milli-volt in magnitude. We then illustrate how the captured waveform features
can be used for variation correlation analyses. As fastDTW offers improved ef-
ficiency, accuracy and variability feature extraction, we believe it would bene-
fit the ENS research community when large variability is expected in the EAP
recording.
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CHAPTER 10
CONCLUSION
10.1 Summary of major contributions
In this dissertation we present possible methods to deal with the variabilities
in CMOS sensing networks. Specifically, we demonstrated device compensa-
tion based operational feedback to improve the performance of RF-to-DC recti-
fiers impacted by process variation, and developed signal processing algorithms
based on time warping to enhance enteric neural recording and recognition in
high noise high variability environment.
10.1.1 Contributions in RF-to-DC rectifier design
For the RF-to-DC rectifier design, our major contributions include:
(1) We designed the device structure of the tunable-Vth diode and developed
SPICE circuit model for its simulation and design parameter optimization for
further integration in the rectifier.
(2) We designed and fabricated the tunable-Vth rectifier based on the new
diode structure, which to the best of our knowledge is the first demonstration
of a rectifier where each diode can be tuned individually for better sensitivity
and PCE.
(3) We developed an operational optimization algorithm, based on the feed-
back of the rectifier output, to program the diodes to optimal states. Because the
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optimization happens experimentally on the fabricated chip, it can effectively
overcome the process variation, which degrades the rectifier performance. Fur-
thermore, the tuning algorithm allows each diode to be optimized for either low
Vth or low leakage based on its role in the rectifier, which can greatly improve
the overall system performance.
(4) We performed experimental characterization of the proposed RF-to-DC
tunable rectifier, in comparison to a zero-Vth rectifier. The tunable-Vth rectifier
can achive -27 dBm sensitivity and 22% PCE at 547 MHz operating frequency,
when used in combination with passive input boosting from matching network
with Q = 10.
10.1.2 Contributions to enteric recording in high noise environ-
ment
For the neural recording platform in the enteric nervous system, our contribu-
tions include:
(1) We developed fastDTW as an automatic spike classification method spe-
cially suited for real-time EAP recording with high waveform variability in time
and magnitude. FastDTW provides siganificant improvements in accuracy and
computational cost in comparison with CCTM and PCA + k-means clustering
without time warping.
(2) We applied fastDTW to the mouse ENS recordings with high cellular
motility and frequent vesicle release, using the CνMOS sensor with stablized
biasing in response to various stimuli. The proposed fastDTW spike classifica-
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tion mehod succesfully recognized biphasic and monophasic spikes when the
variability is as large as 1.2 ms in width and a few milli-volt in magnitude.
(3) We illustrated how the captured waveform features can be used for vari-
ation correlation analyses to shed light onto the working principle of the neural
networks.
10.2 Suggestions for future work
There are multiple interesting and important directions that we can continue to
explore in future works.
10.2.1 Future works on the RF smart sensing platform
For the RF smart sensing platform, future works can be done in the following
areas.
Cross-coupled RF-to-DC rectifier based on tunable diodes
The sensitivity and PCE are two key metrics that determine the performance of
the RF-to-DC rectifier, which is a critical component for systems that are pow-
ered by RF energy harvesting. Dickson and cross-coupled architectures are two
common designs for the RF-to-DC rectifiers ( Sec.5.4). Generally speaking, the
Dickson type architectures demonstrate a better sensitivity, whereas the cross-
coupled designs provide higher PCE. So Dickson type design is widely used for
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applications where the system base on wake-up circuitry but has high require-
ment for the operating range, while the cross-coupled designs fit systems that
rely on continuous energy harvesting.
But is there a rectifier design that can achieve better sensitivity without los-
ing the PCE? In this dissertation we have demonstrated the ability of the tunable
threshold diodes to improve the sensitivity in Dickson rectifiers, by optimizing
the operating point of each diode for either low turn-on voltage or low leak-
age. The tunable threshold diodes can also be used in cross-coupled rectifiers to
potentially enhance the sensitivity.
A preliminary exploration of the cross-coupled RF-to-DC rectifier based on
tunable diodes was conducted in Section 6, where a 3-stage tunable rectifier
and a 1-stage conventional one were implemented in Cadence. The simulation
results show that a 3 dB improvement in the sensitivity can be achieved by the
tunable cross-coupled rectifier over the conventional one, with comparable PCE
values. Despite the slight improvement in the sensitivity observed in our simu-
lation, there are more design trade-offs that needs to be carefully examined and
dealt with for a complete study:
(1) For the same Vin,peak, bigger stage number leads to higher Vout, but it re-
duces PCE.
(2) large input impedance of the rectifier is needed for passive input voltage
boosting in the matching. The input impedance decreases with stage numbers
(because the stages are in parallel).
(3)The increase in the rectifier input impedance comes at a cost of more area
and more charging time. And the input impedance can only be increased to a
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certain extent.
In order to design a RF-to-DC rectifier with even better sensitivity and PCE,
a more complete research work that includes the antenna, matching network
and rectifier co-design is required. The design may need to go through a couple
rounds of iterations and simulations to obtain the best performance.
Adaptive RF-to-DC rectifier
So far in the rectifier designs we have used the same dimension for all the tran-
sistors and all the capacitors. However in the simulation of a single stage at
different positions, we have shown that different stages can have quite distinc-
tive impact and functions on the rectifier. Therefore, it is possible that adap-
tive sizing of the devices can lead to further enhancement in sensitivity or PCE.
Future work can be done to investigate the effect of adaptive transistor and ca-
pacitor sizing on the rectifier performance. Now that we have developed an
testing flow in Cadence Virtuoso for automatic design parameter optimization,
an algorithm can potentially be designed to guide the system design. The algo-
rithm development itself is an interesting mathematical optimization problem
that may offer insight into the rectifier design from an unique angle.
RFID systems based on the tunable-Vth rectifier
RF-to-DC rectifiers are crucial for the RFID systems. As shown in the previous
sections, Dickson type rectifiers offer a good sensitivity, yet they rely zero-Vth
transistors in special fabrication process that are difficult, and are susceptible to
unavoidable process variations, especially in the continuously scaling technolo-
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gies. Cross-coupled rectifiers provide an enhanced PCE without the need for
special transistors, but are relatively inferior in terms of sensitivity. The tunable-
Vth rectifier proposed in this dissertation can overcome the impact of process
variation, and achieve better performance by tuning each individual diodes to
either low Vth or low leakage operating points. An improved -27 dBm sensitivity
together with 22% PCE was demonstrated at 547 MHz with a Q = 10 matching
network.
Such improvement in the RF-to-DC rectifier make it possible for real-time
RFID systems for a wide range of applications: such as RF indoor locating for
object detection and item counting; real-time gesture/posture recognition for
VR/AR; wireless recording platforms for bio-medical systems.
10.2.2 Future works on the spike sorting algorithm
Fast-DTW based algorithm for the recording of vital signals
In this dissertation, a spike classification algorithm based on fast-DTW has been
developed with high accuracy in high noise enteric neural recordings. Although
the algorithm was applied on enteric recordings in this work, it can be readily
applied to other spike sorting problems that requires high tolerance to wave-
form variabilities in both the magnitude and the timing. For example, the al-
gorithm can be used to pick up waveforms of heart-beat, respiration in vital
signal recording systems [41]. The progresses in such systems can offer low-
cost non-intrusive health monitoring options that can benefit millions of people
with concerns on heart disease, sleeping disorder and respiration problems.
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Real-time on-chip neural recording systems
The fast-DTW spike sorting algorithm shows an improved linear complexity
compared to the traditional clustering based method. So the entire recording
and processing system can be implemented on-chip. This on-chip implemen-
tation in regular CMOS process can greatly reduce the cost of the system. Its
miniature size also make it less-intrusive for the biological neuron networks.
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